



#### **Features**

- High speed
  □ 25 ns
- CMOS for optimum speed/power
- Low active power 
  □ 880 mW
- Low standby power ☐ 220 mW
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Automatic power-down when deselected

#### **Functional Description**

The CY7C197N is a high-performance CMOS static RAM organized as 256 K words by 1 bit. Easy memory expansion is provided by an active LOW Chip Enable (CE) and three-state drivers. The CY7C197N has an automatic power-down feature, reducing the power consumption by 75% when deselected.


Writing to the device is accomplished when the Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs are both LOW. Data on the input pin  $(D_{IN})$  is written into the memory location specified on the address pins  $(A_0$  through  $A_{17})$ .

Reading the device is accomplished by taking chip enable  $(\overline{CE})$  LOW while Write Enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output  $(D_{OUT})$  pin.

The output pin stays in a high-impedance state when Chip Enable ( $\overline{\text{CE}}$ ) is HIGH or Write Enable ( $\overline{\text{WE}}$ ) is LOW.

The CY7C197N uses a die coat to insure alpha immunity.

## **Logic Block Diagram**





## Contents


Pin Configurations	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	4
Switching Characteristics	
Switching Waveforms	6
Typical DC and AC Characteristics	8
CY7C197N Truth Table	9
Ordering Information	9
Ordering Code Definitions	

Package Diagram	10
Acronyms	11
Document Conventions	11
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13



# **Pin Configurations**

Figure 1. 24-pin DIP (Top View)



# **Selection Guide**

Description	-25
Maximum access time (ns)	25
Maximum operating current (mA)	95
Maximum standby current (mA)	30



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ...... -55 °C to +125 °C Supply voltage to ground potential (Pin 24 to Pin 12)......-0.5 V to +7.0 V 

DC input voltage <sup>[1]</sup>	0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	5 V ± 10%

#### **Electrical Characteristics**

Over the Operating Range

Doromotor	Description	Test Conditions	-25		Unit
Parameter	Description	rest Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.4	_	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> =12.0 mA	_	0.4	٧
V <sub>IH</sub>	Input HIGH voltage		2.2	V <sub>CC</sub> + 0.3 V	٧
V <sub>IL</sub>	Input LOW voltage <sup>[1]</sup>		-0.5	0.8	٧
I <sub>IX</sub>	Input load current	$GND \leq V_I \leq V_CC$	<del>-</del> 5	+5	μА
l <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , Output Disabled	<del>-</del> 5	+5	μА
los	Output short circuit current <sup>[2]</sup>	V <sub>CC</sub> = Max, V <sub>OUT</sub> = GND	_	-300	mA
Icc	V <sub>CC</sub> operating supply current	$V_{CC} = Max$ , $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$	_	95	mA
I <sub>SB1</sub>	Automatic CE power-down current—TTL inputs <sup>[3]</sup>	$ \begin{aligned} &\text{Max } V_{CC}, \overline{CE} \geq V_{IH}, \ V_{IN} \geq V_{IH} \ \text{or} \\ &V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{aligned} $	_	30	mA
I <sub>SB2</sub>	Automatic CE power-down current—CMOS inputs <sup>[3]</sup>	$\begin{array}{l} \text{Max V}_{CC}, \overline{CE} \geq \text{V}_{CC} - 0.3 \text{ V}, \\ \text{V}_{IN} \geq \text{V}_{CC} - 0.3 \text{ V or V}_{IN} < 0.3 \text{ V} \end{array}$	_	15	mA

# Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz},  V_{CC} = 5.0  \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### Notes

- 1. V<sub>(min.)</sub> = -2.0 V for pulse durations of less than 20 ns.
  2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
  3. A pull-up resistor to V<sub>CC</sub> on the CE input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
  4. Tested initially and after any design or process changes that may affect these parameters.



R1 329Ω R1 329  $\Omega$ 5 Vo-5 Vo-**ALL INPUT PULSES** OUTPUT -OUTPUT-R2 R2 30 pF 5 pF 202  $\Omega$  $255 \Omega$ (255 Ω MIL) INCLUDING-(255 Ω MIL) INCLUDING-JIG AND JIG AND SCOPE **SCOPE** (a) (b) THÉVENIN EQUIVALENT Equivalent to:  $125 \Omega$ **OUTPUT** • 1.90 V Commercial

Figure 2. AC Test Loads and Waveforms<sup>[5]</sup>

## **Switching Characteristics**

Over the Operating Range<sup>[6]</sup>

D	Description		25	
Parameter	Description	Min	Max	Unit
READ CYCLE				
t <sub>RC</sub>	Read cycle time	25	_	ns
t <sub>AA</sub>	Address to data valid	-	25	ns
t <sub>OHA</sub>	Output hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	25	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>[7]</sup>	3	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z <sup>[7, 8]</sup>	0	11	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	-	20	ns
WRITE CYCLE <sup>[9]</sup>				
t <sub>WC</sub>	Write cycle time	25	_	ns
t <sub>SCE</sub>	CE LOW to write end	20	_	ns
t <sub>AW</sub>	Address setup to write end	20	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	20	_	ns
t <sub>SD</sub>	Data setup to write end	15	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[7]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z <sup>[7, 8]</sup>	0	11	ns

- 5.  $t_r = \le 5$  ns for the -25 and slower speeds.
- Test conditions assume signal transition time of 5 ns or less for -25 and slower speeds, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified loL/l<sub>OH</sub> and 30-pF load capacitance.
   At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZWE</sub> and t<sub>HZWE</sub> for any given device.
   t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) in AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
   The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 3. Read Cycle No. 1<sup>[10, 11]</sup>




Figure 4. Read Cycle No. 2<sup>[10]</sup>





Figure 5. Write Cycle No. 1 (WE Controlled)<sup>[12]</sup>



Notes

10. WE is HIGH for read cycle.


11. Device is continuously selected,  $\overline{CE} = \underline{V_{II}}$ .

12. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 (CE Controlled)[13, 14]




<sup>13.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The <u>dat</u>a input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

14. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.



# **Typical DC and AC Characteristics**





### **CY7C197N Truth Table**


CE	WE	Input/Output	Mode
Н	Х	High Z	Deselect/Power-Down
L	Н	Data Out	Read
L	L	Data In	Write

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY7C197N-25PXC	51-85013	24-pin (300-Mil) Molded DIP (Pb-free)	Commercial

Contact your local sales representative regarding availability of these parts.


### **Ordering Code Definitions**






# **Package Diagram**

Figure 7. 24-pin (300-Mil) PDIP (51-85013)





51-85013 \*C



# Acronyms

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
DIP	dual inline package
I/O	input/output
PDIP	plastic dual inline package
SRAM	static random access memory
TTL	transistor-transistor logic
WE	write enable

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
%	percent
°C	degree Celsius
mA	milliamperes
MHz	megahertz
mV	millivolts
mW	milliwatts
ns	nanoseconds
pF	picofarads
V	volts
Ω	ohms
W	watts
μΑ	microamperes



# **Document History Page**

Document Title: CY7C197N, 256 K × 1 Static RAM Document Number: 001-06495				
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	424111	See ECN	NXR	New Data Sheet
*A	2958594	06/22/10	AJU	The EOL Prune part number CY7C197N-45PXC removed & Updated package diagram.
*B	3095450	11/25/2010	AJU	Updated template. Added Acronyms, Document Conventions, and Ordering Code Definitions Removed –45 information. Changed posting to external web.
*C	3246053	05/02/2011	PRAS	Updated in new template.
*D	3270287	07/01/2011	AJU	Fixed units in Electrical Characteristics table.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cy
Clocks & Buffers
Interface
Lighting & Power Control cy

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc

cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

**PSoC Solutions** 

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.