

74LCX240 Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

General Description

ing CMOS low power dissipation.

environment.

The LCX240 is an inverting octal buffer and line driver designed to be employed as a memory address driver,

clock driver and bus oriented transmitter or receiver. The

device is designed for low voltage (2.5V or 3.3V) V_{CC}

applications with capability of interfacing to a 5V signal

The LCX240 is fabricated with an advanced CMOS tech-

nology to achieve high speed operation while maintain-

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 6.5ns t_{PD} max. (V_{CC} = 3.3V), 10µA I_{CC} max.
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal⁽¹⁾
- ± 24 mA output drive (V_{CC} = 3.0V)
- Implements proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds 500mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V

Note:

 To ensure the high-impedance state during power up or down, OE should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


Ordering Information

Order Package **Package Description** Number Number 74LCX240WM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LCX240SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LCX240MSA MSA20 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide 74LCX240MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.


Connection Diagram



Pin Description

Pin Names Description			
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs		
I ₀ —I ₇	Inputs		
$\overline{O}_0 - \overline{O}_7$	Outputs		

Logic Diagram



Truth Tables

Inputs		Outputs
OE ₁	I _n	(Pins 12, 14, 16, 18)
L	L	Н
L	Н	L
Н	Х	Z

Inputs		Outputs
OE ₂	l _n	(Pins 3, 5, 7, 9)
L	L	Н
L	Н	L
Н	Х	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
VI	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage	
	Output in 3-STATE	-0.5V to +7.0V
	Output in HIGH or LOW State ⁽²⁾	–0.5V to V _{CC} + 0.5V
I _{IK}	DC Input Diode Current, V _I < GND	–50mA
I _{OK}	DC Output Diode Current	
	V _O < GND	–50mA
	V _O > V _{CC}	+50mA
Ι _Ο	DC Output Source/Sink Current	±50mA
I _{CC}	DC Supply Current per Supply Pin	±100mA
I _{GND}	DC Ground Current per Ground Pin ±	
T _{STG}	Storage Temperature	–65°C to +150°C

Note:

2. I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions⁽³⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Supply Voltage			
	Operating	2.0	3.6	V
	Data Retention	1.5	3.6	
VI	Input Voltage	0	5.5	V
Vo	Output Voltage			
	3-STATE	0	5.5	V
	HIGH or LOW State	0	V _{CC}	
I _{OH} / I _{OL}	Output Current			
	$V_{CC} = 3.0V - 3.6V$		±24	mA
	V _{CC} = 2.7V–3.0V		±12	
	V _{CC} = 2.3V–2.7V		±8	
T _A	Free-Air Operating Temperature	-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note:

3. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

				$T_A = -40^{\circ}C$	to +85°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Max.	Units
V _{IH}	HIGH Level Input Voltage	2.3–2.7		1.7		V
		2.7–3.6	-	2.0		
V _{IL}	LOW Level Input Voltage	2.3–2.7			0.7	V
		2.7–3.6			0.8	
V _{OH}	HIGH Level Output Voltage	2.3–3.6	I _{OH} = -100μA	V _{CC} – 0.2		V
	2.3	I _{OH} = -8mA	1.8			
		2.7	$I_{OH} = -12mA$	2.2		
	3.0	$I_{OH} = -18 \text{mA}$	2.4			
			$I_{OH} = -24mA$	2.2		
V _{OL}	LOW Level Output Voltage	2.3–3.6	I _{OL} = 100μA		0.2	V
		2.3	I _{OL} = 8mA		0.6	
		2.7	I _{OL} = 12mA		0.4	
		3.0	I _{OL} = 16mA		0.4	
			$I_{OL} = 24 \text{mA}$		0.55	
Ц	Input Leakage Current	2.3–3.6	$0 \le V_I \le 5.5V$		±5.0	μA
I _{OFF}	Power-Off Leakage Current		$V_{\rm I}$ or $V_{\rm O} = 5.5 V$		10	μA
I _{CC}	Quiescent Supply Current	2.3–3.6	$V_{I} = V_{CC}$ or GND		10	μA
			$3.6V \le V_1, V_0 \le 5.5V^{(4)}$		±10	
ΔI_{CC}	Increase in I _{CC} per Input	2.3–3.6	$V_{IH} = V_{CC} = 0.6V$		500	μA

Note:

4. Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40^{\circ}C$ to +85°C, $R_L = 500\Omega$						
		$\label{eq:V_CC} \begin{split} V_{CC} &= 3.3V \pm 0.3V, \\ C_L &= 50 \text{pF} \end{split}$		$V_{CC} = 2.7V,$ $C_L = 50pF$		$V_{CC} = 2.5V \pm 0.2V,$ $C_L = 30pF$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PHL} , t _{PLH}	Propagation Delay	1.5	6.5	1.5	7.5	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.5	8.0	1.5	9.0	1.5	10.0	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew ⁽⁵⁾		1.0					ns

Note:

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

				$T_A = 25^{\circ}C$	
Symbol	Parameter	V _{CC} (V)	Conditions	Typical	Unit
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	3.3	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
		2.5	$C_L = 30 pF$, $V_{IH} = 2.5 V$, $V_{IL} = 0 V$	0.6	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	3.3	$C_{L} = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	-0.8	V
		2.5	$C_{L} = 30 pF, V_{IH} = 2.5V, V_{IL} = 0V$	-0.6	

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3$ V, $V_I = 0$ V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10MHz	25	pF



Vcc

GND

ίοι

Vcc

GND

Vcc


GND

۷_{он}

V_O

۷_{mi}

AC Loading and Waveforms (Generic for LCX Family) V_{CC} - OPEN ^tРLН ^{, t}РНL Test Switch 500Ω TEST GND ⁺₽ZH,⁺₽HZ t_{PLH}, t_{PHL} Open DUI SIGNAL C ^tPZL^{, t}PLZ 6V at V_{CC} = 3.3 ± 0.3V t_{PZL}, t_{PLZ} $V_{CC} \ge 2$ at $V_{CC} = 2.5 \pm 0.2V$ \mathbf{C}_{L} 500A GND t_{PZH}, t_{PHZ} Figure 1. AC Test Circuit (C_L includes probe and jig capacitance) OUTPUT ¥cc ٧_m DATA CONTROL IN GND ⁺₽ZL t_{PLZ} DATA DATA OUT OUT **3-STATE Output High Enable and** Waveform for Inverting and Non-Inverting Functions **Disable Times for Logic** Vcc CONTROL DATA ۷_{mi} IN IN GND CONTROL V_{mi} CLOCK INPUT ^tPHĻ ^tPLH MR OR [¥]mi OUTPUT ma CLEAR Setup Time, Hold Time and Recovery Time for Logic Propagation Delay. Pulse Width and trec Waveforms ŧ, Vcc OUTPUT ۷_{mi} CONTROL GND ^t₽HZ ^tPZH 90% 90% ۷он ANY DATA OUTPUT mo OUT 10% 10% **3-STATE Output Low Enable and** trise and tfall **Disable Times for Logic** Vcc 3.3V ± 0.3V 2.7V 2.5V ± 0.2V Symbol V_{mi} 1.5V 1.5V $V_{CC}/2$ 1.5V 1.5V $V_{CC}/2$ V_{mo} V_{OL} + 0.3V V_x V_{OL} + 0.3V V_{OL} + 0.15V Vv $V_{OH} - 0.3V$ $V_{OH} - 0.3V$ V_{OH} - 0.15V Figure 2. Waveforms (Input Characteristics; f = 1MHz, t_r = t_f = 3ns)







Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/




Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

74LCX240 — Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

74LCX240 — Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

Figure 6. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

11

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)





SEMICONDUCTOR



ACEx®

Build it Now™ CorePLUS™ *CROSSVOLT*™ CTL™ Current Transfer Logic™ EcoSPARK[®] EZSWITCH™ *



Fairchild[®] Fairchild Semiconductor[®] FACT Quiet Series™ FACT[®] FAST[®] FastvCore™ FlashWriter®* FPS™ FRFET® Global Power ResourceSM Green FPS™ Green FPS™e-Series™ GTO™ i-Lo™ IntelliMAX™ **ISOPLANAR™** MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ **OPTOLOGIC[®]** OPTOPLANAR®

PDP-SPM™ Power220[®] POWEREDGE[®] Power-SPM™ PowerTrench[®] Programmable Active Droop™ **OFFT**[®] QS™ QT Optoelectronics[™] Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™-8

SupreMOS™ SyncFET™ The Power Franchise[®] franchise TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ SerDes™ UHC® Ultra FRFET™ UniFET™ VCX™

* EZSWITCH[™] and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design