SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

| | | ARY 2000 - REVIS |
|---|------------------------|--------------------------------------|
| Member of the Texas Instruments Widebus™ Family | DGG PA (TOP \ | |
| 1-to-2 Outputs to Support Stacked DDR DIMMs | Q13A [1 Q12A [2 | 64 V _{DDQ} 63 GND |
| Supports SSTL_2 Data Inputs | Q11A 3 | 62 D13 |
| Outputs Meet SSTL_2 Class II | Q10A 4 | 61 D12 |
| Specifications | Q9A 🛛 5 | 60 🛿 V _{CC} |
| Differential Clock (CLK and CLK) Inputs | V _{DDQ} [] 6 | 59 🛛 V _{DDQ} |
| Supports LVCMOS Switching Levels on the | GND 7 | 58] GND |
| RESET Input | Q8A 🛛 8 | 57 🛛 D11 |
| RESET Input Disables Differential Input | Q7A 🛛 9 | 56 🛛 D10 |
| Receivers, Resets All Registers, and | Q6A 🛛 10 | 55 🛛 D9 |
| Forces All Outputs Low | Q5A [] 11 | 54 GND |
| Pinout Optimizes DIMM PCB Layout | Q4A [] 12 | 53 D8 |
| Latch-Up Performance Exceeds 100 mA Per | Q3A [] 13 | |
| JESD 78, Class II | Q2A [] 14 GND [] 15 | 51 RESET |
| ESD Protection Exceeds JESD 22 | | |
| 2000-V Human-Body Model (A114-A) | Q13B [17 | |
| – 200-V Machine Model (A115-A) | | 47 V _{DDQ} |
| | Q12B 19 | 46 🛛 V _{CC} |
| description/ordering information | Q11B 🛛 20 | 45 🛛 V _{REF} |
| This 12 bit to 20 bit registered by for is designed | Q10B 🛛 21 | 44] D6 |
| This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V V _{CC} operation. | Q9B [22 | 43 🛛 GND |
| | Q8B 🛛 23 | 42 🛛 D5 |
| All inputs are SSTL_2, except the LVCMOS reset | Q7B 🛛 24 | 41 🛛 D4 |
| (RESET) input. All outputs are SSTL_2, Class II | Q6B 25 | 40 D3 |
| compatible. | | 39 GND |
| The SN74SSTV16859 operates from a differential | | 38 V _{DDQ} |
| clock (CLK and CLK). Data are registered at the | | 37 V _{CC} |
| crossing of CLK going high and \overline{CLK} going low. | | 36 D2 |
| | Q3B 🛛 30 Q2B 🗍 31 | 35 D1 34 GND |
| | Q1B 32 | 34 GIND 33 V _{DDQ} |
| | | |

ORDERING INFORMATION

| TA | PACKAG | 3E‡ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|-------------|---------------------------------|---------------|--------------------------|---------------------|
| | QFN – RGQ (Tin–Pb Finish) | Topo and real | SN74SSTV16859RGQR | SS859 |
| 0°C to 70°C | QFN – RGQ (Matte–Tin Finish) | Tape and reel | SN74SSTV16859RGQ8 | 33039 |
| | TSSOP – DGG | Tape and reel | SN74SSTV16859DGGR | SSTV16859 |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN74SSTV16859 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

description/ordering information (continued)

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VRFF) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.




[†] The center die pad must be connected to GND.

| | FUNCTION TABLE | | | | | | | | | |
|-------|----------------|---------------|------------------|----------------|--|--|--|--|--|--|
| | INP | UTS | | OUTPUT | | | | | | |
| RESET | CLK | CLK | D | Q | | | | | | |
| Н | \uparrow | \downarrow | Н | Н | | | | | | |
| Н | \uparrow | \downarrow | L | L | | | | | | |
| н | L or H | L or H | Х | Q ₀ | | | | | | |
| L | X or floating | X or floating | X or floating | L | | | | | | |



logic diagram (positive logic)



To 12 Other Channels

Pin numbers shown are for the DGG package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} or V _{DDQ} Input voltage range, V _I (see Notes 1 and 2) | |
|--|---------|
| Output voltage range, V _O (see Notes 1 and 2) | |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I_{OK} (V _O < 0 or V _O > V _{DDQ}) | ±50 mA |
| Continuous output current, $I_O (V_O = 0 \text{ to } V_{DDQ})$ | ±50 mA |
| Continuous current through each V _{CC} , V _{DDQ} , or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DGG package | 55°C/W |
| (see Note 4): RGQ package | |
| Storage temperature range, T _{stg} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

recommended operating conditions (see Note 5)

| | | | MIN | NOM | MAX | UNIT |
|------------------|---|--------------------------|---------------------------|--------------------------|---------------------------|------|
| VCC | Supply voltage | | V _{DDQ} | | 2.7 | V |
| V _{DDQ} | Output supply voltage | | 2.3 | | 2.7 | V |
| V _{REF} | Reference voltage ($V_{REF} = V_{DDQ}/2$) | 1.15 | 1.25 | 1.35 | V | |
| VTT | Termination voltage | V _{REF} – 40 mV | VREF | V _{REF} + 40 mV | V | |
| VI | Input voltage | | 0 | | V _{CC} | V |
| VIH | AC high-level input voltage | Data inputs | V _{REF} + 310 mV | | | V |
| VIL | AC low-level input voltage | Data inputs | | | V_{REF} – 310 mV | V |
| VIH | DC high-level input voltage | Data inputs | V _{REF} + 150 mV | | | V |
| VIL | DC low-level input voltage | Data inputs | | | V _{REF} – 150 mV | V |
| VIH | High-level input voltage | RESET | 1.7 | | | V |
| VIL | Low-level input voltage | RESET | | | 0.7 | V |
| VICR | Common-mode input voltage range | CLK, CLK | 0.97 | | 1.53 | V |
| VI(PP) | Peak-to-peak input voltage | CLK, CLK | 360 | | | mV |
| ЮН | High-level output current | • | | | -20 | |
| IOL | Low-level output current | | | | 20 | mA |
| Т _А | Operating free-air temperature | | 0 | | 70 | °C |

NOTE 5: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | | vcc† | MIN | TYP‡ | MAX | UNIT |
|------------------|---|---|----------------------|--------------------|------|------|------|---------------------------------|
| VIK | | 2.3 V | | | -1.2 | V | | |
| | | I _{OH} = -100 μA | 2.3 V to 2.7 V | V _{DDQ} - | 0.2 | | V | |
| Vон | | $I_{OH} = -16 \text{ mA}$ | | 2.3 V | 1.95 | | | V |
| V | | I _{OL} = 100 μA | | 2.3 V to 2.7 V | | | 0.2 | V |
| V _{OL} | | I _{OL} = 16 mA | | 2.3 V | | | 0.35 | v |
| Ц | All inputs | $V_I = V_{CC}$ or GND | | 2.7 V | | | ±5 | μA |
| | Static standby | RESET = GND | | 0.71/ | | | 10 | μA |
| ICC | Static operating | $\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$ | IO = 0 | 2.7 V | | | 40 | mA |
| | Dynamic operating – clock only | $\frac{\text{RESET}}{\text{CLK}} = \frac{V_{CC}}{V_{IC}}, V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)},$ CLK and CLK switching 50% duty cycle | | | | 30 | | μΑ/ MHz |
| ICCD | Dynamic operating – per each data input | $\label{eq:RESET} \begin{split} \hline RESET &= \underbrace{V_{CC}}_{CLK}, \ VI = V_{IH(AC)} \ \text{or} \ V_{IL(AC)}, \\ CLK \ \text{and} \ CLK \ \text{switching} \ 50\% \ \text{duty} \ \text{cycle}, \\ One \ \text{data} \ \text{input} \ \text{switching} \ \text{at one-half clock} \\ frequency, \ 50\% \ \text{duty} \ \text{cycle} \end{split}$ | I <mark>O</mark> = 0 | 2.5 V | | 10 | | μΑ/ clock MHz/ D input |
| rон | Output high | I _{OH} = -20 mA | | 2.3 V to 2.7 V | 7 | | 20 | Ω |
| rOL | Output low | I _{OL} = 20 mA | | 2.3 V to 2.7 V | 7 | | 20 | Ω |
| rO(∆) | r _{OH} – r _{OL} | I_{O} = 20 mA, T_{A} = 25°C, One output | | 2.5 V | | | 6 | Ω |
| | Data inputs | VI = V _{REF} ± 310 mV | | | 2.5 | 3 | 3.5 | |
| C _i § | CLK, CLK | V _{ICR} = 1.25 V, V _{I(PP)} = 360mV | | 2.5 V | 2.5 | 3 | 3.5 | pF |
| | RESET | $V_{I} = V_{CC} \text{ or } GND$ | |] | | 3 | | |

[†] For this test condition, V_{DDQ} always is equal to V_{CC}.

[‡] All typical values are at $V_{CC} = 2.5$ V, $T_A = 25^{\circ}$ C.

§ Measured with 50-MHz input frequency for the QFN package and 10-MHz input frequency for the TSSOP package



SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | V _{CC} = ± 0.2 | 2.5 V 2 V† | UNIT | |
|--|---|---|----------------------------|---------------|------|--|
| | | | MIN | MAX | | |
| fclock | Clock frequency | | | 200 | MHz | |
| tw | t _w Pulse duration, CLK, CLK high or low | | | | | |
| t _{act} | t _{act} Differential inputs active time (see Note 6) | | | | ns | |
| tinact | Differential inputs inactive time (see Note 7) | | | 22 | ns | |
| | Setup time, fast slew rate (see Notes 8 and 10) | | 0.75 | | | |
| t _{su} | Setup time, slow slew rate (see Notes 9 and 10) | Data before CLK [↑] , \overline{CLK} | | | ns | |
| Hold time, fast slew rate (see Notes 8 and 10) | | | 0.75 | | | |
| ^t h | Hold time, slow slew rate (see Notes 9 and 10) | Data after CLK↑, CLK↓ | | | ns | |

[†] For this test condition, V_{DDQ} always is equal to V_{CC} .

NOTES: 6. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high. 7. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken

- low. 8. For data signal input slew rate \geq 1 V/ns
- 9. For data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns
- 10. CLK, $\overline{\text{CLK}}$ signals input slew rates are \geq 1 V/ns.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | V _{CC} = ± 0.2 | UNIT | |
|------------------|-------------|----------|----------------------------|------|-----|
| | (INPUT) | (OUTPUT) | MIN | MAX | |
| f _{max} | | | 200 | | MHz |
| ^t pd | CLK and CLK | Q | 1.1 | 2.8 | ns |
| ^t PHL | RESET | Q | | 5 | ns |


[†] For this test condition, V_{DDQ} always is equal to V_{CC} .



SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

PARAMETER MEASUREMENT INFORMATION



- F. VIH = VREF + 310 mV (ac voltage levels) for differential inputs. VIH = VCC for LVCMOS input.
- G. $V_{IL} = V_{REF} 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





17-Oct-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | - | Pins | - | | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|--------------------|----------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 74SSTV16859DGGRG4 | ACTIVE | TSSOP | DGG | 64 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | SSTV16859 | Samples |
| 74SSTV16859RGQ8G3 | ACTIVE | VQFN | RGQ | 56 | 2000 | Green (RoHS & no Sb/Br) | CU | Level-3-260C-168 HR | 0 to 70 | SS859 | Samples |
| SN74SSTV16859DGG | OBSOLETE | TSSOP | DGG | 64 | | TBD | Call TI | Call TI | | | |
| SN74SSTV16859DGGG4 | OBSOLETE | TSSOP | DGG | 64 | | TBD | Call TI | Call TI | | | |
| SN74SSTV16859DGGR | ACTIVE | TSSOP | DGG | 64 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | SSTV16859 | Samples |
| SN74SSTV16859RGQ8 | ACTIVE | VQFN | RGQ | 56 | 2000 | Green (RoHS & no Sb/Br) | CU | Level-3-260C-168 HR | 0 to 70 | SS859 | Samples |
| SN74SSTV16859RGQR | ACTIVE | VQFN | RGQ | 56 | 2000 | TBD | CU | Level-3-235C-168 HR | 0 to 70 | SS859 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

17-Oct-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION


REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

*All dimensions are nominal

TAPE AND REEL INFORMATION

| Device | | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74SSTV16859DGGR | TSSOP | DGG | 64 | 2000 | 330.0 | 24.4 | 8.4 | 17.3 | 1.7 | 12.0 | 24.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74SSTV16859DGGR | TSSOP | DGG | 64 | 2000 | 367.0 | 367.0 | 45.0 |

MECHANICAL DATA





RGQ (S-PVQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION


This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated