











CSD18532NQ5B

SLPS440C -JUNE 2013-REVISED FEBRUARY 2018

CSD18532NQ5B 60-V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Q_g and Q_{gd}
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


Applications

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Isolated Converter Primary Side Switch
- Motor Control

Description

This 60-V, 2.7-m Ω , 5-mm × 6-mm SON NexFETTM power MOSFET has been designed to minimize losses in power conversion applications.





Product Summary

T _A = 25°	С	TYPICAL VA	UNIT			
V_{DS}	Drain-to-Source Voltage	60		٧		
Q_g	Gate Charge Total (10 V)		nC			
Q _{gd}	Gate Charge Gate-to-Drain 7.9					
В	Drain-to-Source On-Resistance	$V_{GS} = 6 V$	3.5	mΩ		
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V 2.7		11177		
V _{GS(th)}	Threshold Voltage	2.8	٧			

Device Information


DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18532NQ5B	2500	13-Inch Reel	SON	Tape
CSD18532NQ5BT	250	7-Inch Reel	5.00-mm × 6.00-mm Plastic Package	and Reel

Absolute Maximum Ratings

	Absolute Maximum Hatings												
$T_A = 3$	25°C	VALUE	UNIT										
V_{DS}	Drain-to-Source Voltage	60	٧										
V_{GS}	Gate-to-Source Voltage	±20	٧										
	Continuous Drain Current (Package Limited)	100											
I _D	Continuous Drain Current (Silicon Limited), T _C = 25°C	151	Α										
	Continuous Drain Current ⁽¹⁾	21											
I_{DM}	Pulsed Drain Current ⁽²⁾	400	Α										
В	Power Dissipation ⁽¹⁾	3.1	14/										
P_D	Power Dissipation, T _C = 25°C	156	W										
T _J , T _{stg}	Operating Junction Temperature, Storage Temperature	-55 to 150	ô										
E _{AS}	Avalanche Energy, Single Pulse I_D = 85 A, L = 0.1 mH, R_G = 25 Ω	360	mJ										

- (1) Typical $R_{\theta JA} = 40^{\circ} \text{C/W}$ on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.
- Max $R_{\theta JC}$ = 0.8°C/W, pulse duration ≤ 100 μs , duty cycle ≤

Gate Charge





┰╭╵	ᆈ	_	af i	\sim	nte	
12	n		OI.	L.O	nie	nie

1	Features 1		6.2 Community Resources
3	Applications 1 Description 1		6.3 Trademarks
4 5	Specifications3	7	Mechanical, Packaging, and Orderable
	5.1 Electrical Characteristics		7.1 Q5B Package Dimensions
6	Device and Documentation Support		7.3 Recommended Stencil Pattern

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (May 2017) to Revision C	Page
•	Extended the V _{DS} on Figure 5 to 60 V	4
C	hanges from Revision A (December 2015) to Revision B	Page
•	Added Receiving Notification of Documentation Updates section.	7
•	Changed the dimension between pads 3 and 4 from 0.028 inches: to 0.050 inches in the <i>Recommended PCB Pattern</i> section diagram.	9
C	hanges from Original (June 2014) to Revision A	Page
•	Added part number to title.	
•	Added 7" reel to Ordering Information.	
•	Updated pulsed current conditions.	1
•	Added line for Power Dissipation, T _C = 25°C in <i>Absolute Maximum Ratings</i> table.	1
•	Updated Figure 1 to show R _{0JC} curves.	4
	Updated SOA in Figure 10	

Added Device and Documentation Support section. 7
Updated Mechanical, Packaging, and Orderable Information and mechanical drawings. 8

Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



5 Specifications

5.1 Electrical Characteristics

 $T_{\Delta} = 25^{\circ}C$ unless otherwise stated

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
STATIC	CHARACTERISTICS				
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60		V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 48 V		1	μА
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.4 2	8 3.4	V
Б	Dunin to common our manietomes	V _{GS} = 6 V, I _D = 25 A	3	5 4.4	0
R _{DS(on)}	Drain-to-source on-resistance	V _{GS} = 10 V, I _D = 25 A	2	7 3.4	mΩ
9 _{fs}	Transconductance	V _{DS} = 30 V, I _D = 25 A	14	.0	S
DYNAMI	IC CHARACTERISTICS				,
C _{iss}	Input capacitance		410	0 5340	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$	49	5 644	pF
C _{rss}	Reverse transfer capacitance		1	6 21	pF
R _G	Series gate resistance		1	2 2.4	Ω
Qg	Gate charge total (10 V)	V _{DS} = 30 V, I _D = 25 A	4	9 64	nC
Q_{gd}	Gate charge gate-to-drain		7	9	nC
Q _{gs}	Gate charge gate-to-source		1	6	nC
Q _{g(th)}	Gate charge at V _{th}		1	1	nC
Q _{oss}	Output charge	V _{DS} = 30 V, V _{GS} = 0 V	6	9	nC
t _{d(on)}	Turnon delay time		8	2	ns
t _r	Rise time	V _{DS} = 30 V, V _{GS} = 10 V,	8	.7	ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 25 \text{ A}, R_G = 0 \Omega$	2	0	ns
t _f	Fall time		2	7	ns
DIODE C	CHARACTERISTICS				,
V_{SD}	Diode forward voltage	I _{SD} = 25 A, V _{GS} = 0 V	0	.8 1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 30 V, I _F = 25 A,	13	9	nC
t _{rr}	Reverse recovery time	di/dt = 300 A/μs	6	4	ns


5.2 Thermal Information

 $T_A = 25$ °C unless otherwise stated


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			0.8	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			50	°C/W

 ⁽¹⁾ R_{θ,JC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R_{θ,JC} is specified by design, whereas R_{θ,JA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.






Max $R_{\theta JA} = 50^{\circ}\text{C/W}$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.



Max $R_{\theta JA} = 125^{\circ} C/W$ when mounted on a minimum pad area of 2-oz. (0.071-mm) thick Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C unless otherwise stated



Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

T_A = 25°C unless otherwise stated





Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C unless otherwise stated







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5B Package Dimensions




DIM	MILLIMETERS								
DIM	MIN	NOM	MAX						
Α	0.80	1.00	1.05						
b	0.36	0.41	0.46						
С	0.15	0.20	0.25						
c1	0.15	0.20	0.25						
c2	0.20	0.25	0.30						
D1	4.90	5.00	5.10						
D2	4.12	4.22	4.32						
d	0.20	0.25	0.30						
Е	4.90	5.00	5.10						
E1	5.90	6.00	6.10						
E2	3.48	3.58	3.68						
е		1.27 TYP							
L	0.46	0.56	0.66						
θ	0°	_							
K		1.40 TYP							

Submit Documentation Feedback




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

7.3 Recommended Stencil Pattern




Copyright © 2013–2018, Texas Instruments Incorporated

Submit Documentation Feedback



7.4 Q5B Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18532NQ5B	ACTIVE	VSON-CLIP	DNK	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	18532N	Samples
CSD18532NQ5BT	ACTIVE	VSON-CLIP	DNK	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	18532N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18532NQ5BT	VSON- CLIP	DNK	8	250	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CSD18532NQ5BT	VSON-CLIP	DNK	8	250	335.0	335.0	32.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated