FAIRCHILD

SEMICONDUCTOR®

May 2001
Revised June 2005

FSTU16861
20-Bit Bus Switch with −2V Undershoot Protection

General Description

The Fairchild Switch FSTU16861 provides 20-Bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-Bit bus switch. When $\overline{OE}_1$ is LOW, the switch is ON and Port 1A is connected to Port 1B. When $\overline{OE}_2$ is LOW, Port 2A is connected to Port 2B. When $\overline{OE}_X$ is HIGH, a high impedance state exists between the A and B Ports. The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC™) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on. When $\overline{OE}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features

■ Undershoot hardened to −2V (A and B Ports)
■ 4Ω switch connection between two ports
■ Minimal propagation delay through the switch
■ Low I_{CC}
■ Zero bounce in flow-through mode
■ Control inputs compatible with TTL level
■ See Application Note AN-5008 for details

Ordering Code:

Order Number	Package Number	Package Description
FSTU16861MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

UHC™ is a trademark of Fairchild Semiconductor Corporation.

FSTU16861

Connection Diagram

NC	1	48	V_{CC}
$1A_1$	2	47	$\overline{OE}_1$
$1A_2$	3	46	$1B_1$
$1A_3$	4	45	$1B_2$
$1A_4$	5	44	$1B_3$
$1A_5$	6	43	$1B_4$
$1A_6$	7	42	$1B_5$
$1A_7$	8	41	$1B_6$
$1A_8$	9	40	$1B_7$
$1A_9$	10	39	$1B_8$
$1A_{10}$	11	38	$1B_9$
GND	12	37	$1B_{10}$
NC	13	36	V_{CC}
$2A_1$	14	35	$\overline{OE}_2$
$2A_2$	15	34	$2B_1$
$2A_3$	16	33	$2B_2$
$2A_4$	17	32	$2B_3$
$2A_5$	18	31	$2B_4$
$2A_6$	19	30	$2B_5$
$2A_7$	20	29	$2B_6$
$2A_8$	21	28	$2B_7$
$2A_9$	22	27	$2B_8$
$2A_{10}$	23	26	$2B_9$
GND	24	25	$2B_{10}$

Logic Diagram

Pin Descriptions

Pin Name	Description
$\overline{OE}_1$, $\overline{OE}_2$	Bus Switch Enables
$1A_n$, $2A_n$	Bus A
$1B_n$, $2B_n$	Bus B

Truth Table

Inputs		Inputs/Outputs	
$\overline{OE}_1$	$\overline{OE}_2$	1A, 1B	2A, 2B
L	L	1A = 1B	2A = 2B
L	H	1A = 1B	Z
H	L	Z	2A = 2B
H	H	Z	Z

H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})   −0.5V to +7.0V
DC Switch Voltage (V_S) (Note 2)   −2.0V to +7.0V
DC Input Voltage (V_{IN}) (Note 3)   −0.5V to +7.0V
DC Input Diode Current (I_{IK}) V_{IN} < 0V   −50 mA
DC Output Current (I_{OUT})   128 mA
DC V_{CC}/GND Current (I_{CC}/I_{GND})   ±100 mA
Storage Temperature Range (T_{STG})   −65°C to +150 °C

Recommended Operating Conditions (Note 4)

Power Supply Operating (V_{CC})   4.0V to 5.5V
Input Voltage (V_{IN})   0V to 5.5V
Output Voltage (V_{OUT})   0V to 5.5V
Input Rise and Fall Time (t_r, t_f)
  Switch Control Input   0 ns/V to 5 ns/V
  Switch I/O   0 ns/V to DC
Free Air Operating Temperature (T_A)   -40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	T_A = −40 °C to +85 °C			Units	Conditions
			Min	Typ (Note 5)	Max		
V_{IK}	Clamp Diode Voltage	4.5			−1.2	V	I_{IN} = −18 mA
V_{IH}	HIGH Level Input Voltage	4.0–5.5	2.0			V	
V_{IL}	LOW Level Input Voltage	4.0–5.5			0.8	V	
I_I	Input Leakage Current	5.5			±1.0	μA	0 ≤ V_{IN} ≤ 5.5V
		0			10	μA	V_{IN} = 5.5V
I_{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μA	0 ≤ A, B ≤ V_{CC}
R_{ON}	Switch On Resistance (Note 6)	4.5		4	7	Ω	V_{IN} = 0V, I_{IN} = 64 mA
		4.5		4	7	Ω	V_{IN} = 0V, I_{IN} = 30 mA
		4.5		8	14	Ω	V_{IN} = 2.4V, I_{IN} = 15 mA
		4.0		11	20	Ω	V_{IN} = 2.4V, I_{IN} = 15 mA
I_{CC}	Quiescent Supply Current	5.5			3	μA	V_{IN} = V_{CC} or GND, I_{OUT} = 0
ΔI_{CC}	Increase in I_{CC} per Input	5.5			2.5	mA	One Input at 3.4V Other Inputs at V_{CC} or GND
V_{IKU}	Voltage Undershoot	5.5			−2.0	V	0.0 mA ≥ I_{IN} ≥ −50 mA $\overline{OE}$ = 5.5V

Note 5: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40\,°C$ to $+85\,°C$, $C_L = 50pF$, $RU = RD = 500\Omega$				Units	Conditions	Figure Number
		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$				
		Min	Max	Min	Max			
t_{PHL}, t_{PLH}	Propagation Delay Bus-to-Bus (Note 7)		0.25		0.25	ns	V_I = OPEN	Figures 2, 3
t_{PZH}, t_{PZL}	Output Enable Time	1.0	5.9		6.4	ns	V_I = 7V for t_{PZL} V_I = OPEN for t_{PZH}	Figures 2, 3
t_{PHZ}, t_{PLZ}	Output Disable Time	1.0	6.9		7.4	ns	V_I = 7V for t_{PLZ} V_I = OPEN for t_{PHZ}	Figures 2, 3

Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 8)

Symbol	Parameter	Typ	Max	Units	Conditions
C_{IN}	Control Pin Input Capacitance	3		pF	V_{CC} = 5.0V, V_{IN} = 0V
$C_{I/O}$	Input/Output Capacitance "OFF State"	6		pF	V_{CC}, $\overline{OE}$ = 5.0V, V_{IN} = 0V

Note 8: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

Undershoot Characteristic (Note 9)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{OUTU}	Output Voltage During Undershoot	2.5	V_{OH} - 0.3		V	Figure 1

Note 9: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.


**FIGURE 1.**

Device Test Conditions

Parameter	Value	Units
V_{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V_{TRI}	11.0	V
V_{CC}	5.5	V

Transient Input Voltage (V_{IN}) Waveform

AC Loading and Waveforms

Note: Input driven by 50Ω source terminated in 50Ω

Note: C$_L$ includes load and stray capacitance

**Note:** Input PRR = 1.0 MHz, t$_W$ = 500 ns

FIGURE 2. AC Test Circuit

FIGURE 3. AC Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted

NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.