MAX15108A

High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

General Description

The MAX15108A high-efficiency, current-mode, synchronous step-down switching regulator with integrated power switches delivers up to 8A of output current. The regulator operates from 2.7V to 5.5V and provides an output voltage from 0.6V up to 95% of the input voltage, making the device ideal for distributed power systems, portable devices, and preregulation applications.

The IC utilizes a current-mode control architecture with a high gain transconductance error amplifier. The current-mode control architecture facilitates easy compensation design and ensures cycle-by-cycle current limit with fast response to line and load transients.

The low $R_{DS(ON)}$ integrated switches ensure high efficiency at heavy loads while minimizing critical inductance, making the layout design a much simpler task with respect to discrete solutions. The IC's simple layout and footprint assures first-pass success in new designs.

The regulator features a 1MHz, factory-trimmed fixed-frequency PWM mode operation. The high switching frequency, along with the PWM current-mode architecture allows for a compact, all ceramic capacitor design.

The IC features a capacitor-programmable soft-start to reduce input inrush current. Internal control circuitry ensures safe-startup into a prebiased output. Power sequencing is controlled with the enable input and power-good output.

The IC is available in a 20-bump (4 x 5 array), 2.5mm x 2mm, WLP package and is fully specified over the -40 $^{\circ}$ C to +105 $^{\circ}$ C temperature range.

Applications


- Distributed Power Systems
- DDR Memory
- Base Stations
- Portable Devices
- Notebook Power
- Server Power

Ordering Information appears at end of data sheet.

Features

- Continuous 8A Output Current
- Efficiency Up to 96%
- ±1% Accuracy Over Load, Line, and Temperature
- Operates from a 2.7V to 5.5V Supply
- Adjustable Output from 0.6V to 0.95 x V_{IN}
- Programmable Soft-Start
- Safe Startup into Prebiased Output
- External Reference Input
- 1MHz Switching Frequency
- Stable with Low-ESR Ceramic Output Capacitors
- Forced PWM Mode
- Enable Input and Power-Good Output for Power-Supply Sequencing
- Cycle-by-Cycle Overcurrent Protection
- Fully Protected Features Against Overcurrent and Overtemperature
- Input Undervoltage Lockout
- 20-Bump (4 x 5 Array), 2.5mm x 2mm, WLP Package

Typical Operating Circuit





Absolute Maximum Ratings

IN, PGOOD to PGND0.3V to +6V	Continuous Power Dissipation (T _{BOARD} = +70°C)
LX to PGND0.3V to (V _{IN} + 0.3V)	WLP (derate 31.7mW/°C above T _{BOARD} = +70°C)1.27W
LX to PGND1V to (V _{IN} + 0.3V) for 50ns	Operating Temperature Range40°C to +105°C
EN, COMP, FB, SS to PGND0.3V to (V _{IN} + 0.3V)	Operating Junction Temperature (Note 2)+125°C
Continuous LX Current (Note 1)12A to +12A	Storage Temperature Range65°C to +150°C
Output Short-Circuit DurationContinuous	Soldering Temperature (reflow) (Note 3)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- Note 1: LX has internal clamp diodes to PGND and IN. Do not exceed the power dissipation limits of the device when forward biasing these diodes.
- Note 2: Limit the junction temperature to +125°C for continuous operation at full current.
- Note 3: The WLP package is constructed using a unique set of package techniques that impose a limit on the thermal profile the device can be exposed to during board-level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Package Thermal Characteristics (Note 4)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA})31.5°C/W

Note 4: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Electrical Characteristics

 $(V_{IN} = 5V, C_{SS} = 4.7 nF, T_A = T_J = -40 ^{\circ}C$ to $+105 ^{\circ}C$. Typical values are at $T_A = +25 ^{\circ}C$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IN Voltage Range	V _{IN}		2.7		5.5	V
IN Shutdown Supply Current		V _{EN} = 0V		0.3	3	μA
IN Supply Current	I _{IN}	V _{EN} = 5V, V _{FB} = 0.75V, not switching		3.4	6	mA
V _{IN} Undervoltage Lockout Threshold		LX starts switching, V _{IN} rising		2.6	2.7	V
V _{IN} Undervoltage Lockout Hysteresis		LX stops switching, V _{IN} falling		200		mV
ERROR AMPLIFIER						
Transconductance	9м∨			1.4		mS
Voltage Gain	A _{VEA}			90		dB
FB Set-Point Accuracy	V _{FB}	Over line, load, and temperature	594	600	606	mV
FB Input Bias Current	I _{FB}		-100		+100	nA
COMP to Current-Sense Transconductance	G _{MOD}			25		A/V
COMP Clamp Low		V _{FB} = 0.75V		0.93		V
Compensation RAMP Valley				1		V
POWER SWITCHES						
High-Side Switch Current-Limit Threshold	IHSCL			14		А
Low-Side Switch Sink Current-Limit Threshold				14		А
Low-Side Switch Source Current-Limit Threshold				14		А

Electrical Characteristics (continued)


 $(V_{IN} = 5V, C_{SS} = 4.7 nF, T_A = T_J = -40 ^{\circ} C$ to +105 $^{\circ} C$. Typical values are at $T_A = +25 ^{\circ} C$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LX Leakage Current		V _{EN} = 0V			10	μA
RMS LX Output Current			8			Α
OSCILLATOR						
Switching Frequency	f _{SW}		850	1000	1150	kHz
Maximum Duty Cycle	D _{MAX}			94		%
Minimum Controllable On-Time				100		ns
ENABLE						
EN Input High Threshold Voltage		V _{EN} rising	1.3			V
EN Input Low Threshold Voltage		V _{EN} falling			0.4	V
EN Input Leakage Current		V _{EN} = 5V			1	μA
SOFT-START, PREBIAS			`			
Soft-Start Current	I _{SS}	V _{SS} = 0.45V, sourcing		10		μA
SS Discharge Resistance	R _{SS}	I _{SS} = 10mA, sinking		8.5		Ω
SS Prebias Mode Stop Voltage		SS rising		0.58		V
HICCUP						
Number of Consecutive Current-Limit Events to Hiccup				8		Events
Current-Limit Events to riiccup				-		01 1
Timeout				1024		Clock Cycles
POWER-GOOD OUTPUT						
PGOOD Threshold		FB rising	0.54	0.56	0.58	V
PGOOD Threshold Hysteresis		FB falling		25		mV
PGOOD V _{OL}		I _{PGOOD} = 5mA, V _{FB} = 0.5V		22	100	mV
PGOOD Leakage		V _{PGOOD} = 5V, V _{FB} = 0.75V			1	μA
THERMAL SHUTDOWN	10005					
Thermal Shutdown Threshold				+160		°C
Thermal Shutdown Hysteresis		Temperature falling		25		°C

Note 5: Specifications are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design and characterization.

Typical Operating Characteristics

(Circuit of *Typical Application Circuit*, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(Circuit of <u>Typical Application Circuit</u>, T_A = +25°C, unless otherwise noted.)

SWITCHING WAVEFORMS $(I_{OUT} = 8A, V_{IN} = 5V)$ V_{OUT} 10mV/div AC-COUPLED I_{LX} 5A/div V_{LX} 2V/div 400ns/div


SOFT-START WAVEFORMS (ILOAD = 8A)




OVERLOAD HICCUP MODE




SHUTDOWN WAVEFORM (I_{LOAD} = 8A)



INPUT SHUTDOWN CURRENT





RMS INPUT CURRENT




Typical Operating Characteristics (continued)


(Circuit of *Typical Application Circuit*, T_A = +25°C, unless otherwise noted.)







ENABLE INTO PREBIASED 0.5V OUTPUT (8A LOAD, PWM MODE)








SAFE OPERATING AREA (SOA) (NO AIRFLOW, NO HEATSINK $T_A = 105^{\circ}C$, $V_{IN} = 5.0V$)




Pin Configuration



Pin Description

BUMP	NAME	FUNCTION		
A1, A5, B1, C1, D1	PGND	Power Ground. Low-side switch source terminal. Connect PGND and the return terminals of input and output capacitors to the power ground plane.		
A2, A3, B2, C2	LX	Inductor Connection. Connect LX to the switching side of the inductor. LX is high impedance when the device is in shutdown mode.		
A4	PGOOD	Open-Drain Power-Good Output. PGOOD goes low when V _{FB} is below 530mV.		
B3, C3, D3	IN	Input Power Supply. Input supply range is 2.7V to 5.5V. Bypass IN with a minimum 10µF ceramic capacitor to PGND. See the <i>Typical Application Circuit</i> .		
B4, C4	I.C.	Internally Connected. Leave unconnected.		
B5	FB	Feedback Input. Connect FB to the center tap of an external resistive voltage-divider from the output to PGND to set the output voltage from 0.6V to 95% of V _{IN} .		
C5	SS	Soft-Start. Connect a capacitor from SS to PGND to set the startup time. See the Setting the Soft-Start Startup Time section for details on setting the soft-start time. SS is also an external reference input. Apply an external voltage reference from 0V to V _{IN} - 1.5V to drive soft-start externally.		
D2	INX	Input Bump for Control Section. Connect to IN.		
D4	EN	Enable Input. EN is a digital input that turns the regulator on and off. Drive EN high to turn on the regulator. Connect to IN for always-on operation.		
D5 COMP Error Amplifier Output. Connect compensation network from the Compensation Design Guidelines section.		Error Amplifier Output. Connect compensation network from COMP to signal ground (SGND). See the <i>Compensation Design Guidelines</i> section.		

Functional Diagram



Detailed Description

The MAX15108A high-efficiency, current-mode switching regulator delivers up to 8A of output current. The regulator provides output voltages from 0.6V to (0.95 x V_{IN}) with 2.7V to 5.5V input supplies, making the device ideal for on-board point-of-load applications.

The IC delivers current-mode control architecture using a high gain transconductance error amplifier. The current-mode control architecture facilitates easy compensation design and ensures cycle-by-cycle current limit with fast response to line and load transients.

The regulator features a 1MHz fixed switching frequency, allowing for all-ceramic capacitor designs with fast transient responses. The high operating frequency minimizes the size of external components. The IC is available in a 2.5mm x 2mm (4 x 5 array), 0.5mm pitch WLP package.

The low $R_{DS(ON)}$ integrated switches ensure high efficiency at heavy loads while minimizing critical inductance, making the layout design a much simpler task than that of discrete solutions. The IC's simple layout and footprint assure first-pass success in new designs.

The IC features PWM current-mode control, allowing for an all-ceramic capacitor solution. The regulator offers capacitor-programmable soft-start to reduce input inrush current. The device safely starts up into a prebiased output. The IC includes an enable input and open-drain PGOOD output for sequencing with other devices.

Controller Function—PWM Logic

The controller logic block determines the duty cycle of the high-side MOSFET under different line, load, and temperature conditions. Under normal operation, where the current-limit and temperature protection are not triggered, the controller logic block takes the output from the PWM comparator to generate the driver signals for both high-side and low-side MOSFETs. The control logic block controls the break-before-make logic and all the necessary timing.

The high-side MOSFET turns on at the beginning of the oscillator cycle and turns off when the COMP voltage crosses the internal current-mode ramp waveform. The internal ramp is the sum of the compensation ramp and

the current-mode ramp derived from the inductor current (current sense block). The high-side MOSFET also turns off if the maximum duty cycle exceeds 95%, or when the current limit is reached. The low-side MOSFET turns on for the remainder of the switching cycle.

Starting into a Prebiased Output

The IC can soft-start into a prebiased output without discharging the output capacitor. In safe prebiased startup, both low-side and high-side MOSFETs remain off to avoid discharging the prebiased output. PWM operation starts when the voltage on SS crosses the voltage on FB.

The IC can start into a prebiased voltage higher than the nominal set point without abruptly discharging the output. Forced PWM operation starts when the SS voltage reaches 0.58V, forcing the converter to start. When the low-side sink current-limit threshold of 1A is reached, the low-side switch turns off before the end of the clock period. The low-side sink current limit is 1A. The high-side switch turns on until one of the following conditions is satisfied:

- High-side source current hits the reduced high-side current limit (14A). The high-side switch turns off for the remaining time of clock period.
- · The clock period ends.

Reduced high-side current limit is activated in order to recirculate the current into the high-side power switch rather than into the internal high-side body diode, which can cause damage to the device. The high-side current limit is set to 14A.

Low-side sink current limit protects the low-side switch from excessive reverse current during prebiased operation.

Enable Input

The IC features independent device enable control and power-good signal that allow for flexible power sequencing. Drive the enable input (EN) high to enable the regulator, or connect EN to IN for always-on operation. Power-good (PGOOD) is an open-drain output that deasserts when V_{FB} is above 555mV, and asserts low if V_{FB} is below 530mV.

Programmable Soft-Start (SS)

The IC utilizes a soft-start feature to slowly ramp up the regulated output voltage to reduce input inrush current during startup. Connect a capacitor from SS to SGND to set the startup time. See the <u>Setting the Soft-Start Startup Time</u> section for capacitor selection details.

Error Amplifier

A high-gain error amplifier provides accuracy for the voltage feedback loop regulation. Connect a compensation network between COMP and SGND. See the <u>Compensation Design Guidelines</u> section. The error amplifier transconductance is 1.4mS. COMP clamp low is set to 0.93V, just below the PWM ramp compensation valley, helping COMP to rapidly return to the correct set point during load and line transients.

PWM Comparator

The PWM comparator compares COMP voltage to the current-derived ramp waveform (LX current to COMP voltage transconductance value is 25A/V). To avoid instability due to subharmonic oscillations when the duty cycle is around 50% or higher, a compensation ramp is added to the current-derived ramp waveform. The compensation ramp slope (0.3V x 1MHz = $0.3V/\mu s$) is equivalent to half of the inductor current down-slope in the worst case (load 2A, current ripple 30% and maximum duty-cycle operation of 95%). The compensation ramp valley is set to 1V.

Overcurrent Protection and Hiccup

When the converter output is connected to ground or the device is overloaded, each high-side MOSFET current-limit event (14A) turns off the high-side MOSFET and turns on the low-side MOSFET. A 3-bit counter increments on each current-limit event. The counter is reset after three consecutive events of high-side MOSFET turn-on without reaching the current limit. If the current-limit condition persists, the counter fills up reaching eight events. The control logic then discharges SS, stops both high-side and low-side MOSFETs and waits for a hiccup period (1024 clock cycles) before attempting a new soft-start sequence. The hiccup-mode also operates during soft-start.

Thermal Shutdown Protection

The IC contains an internal thermal sensor that limits the total power dissipation to protect it in the event of an extended thermal fault condition. When the die temperature exceeds +160°C, the thermal sensor shuts down the device, turning off the DC-DC converter to allow the die to cool. After the die temperature falls by 25°C, the device restarts, following the soft-start sequence.

Applications Information

Setting the Output Voltage

Connect a voltage-divider (R1 and R2, see <u>Figure 1</u>) from OUT to FB to PGND to set the DC-DC converter output voltage. Choose R1 and R2 so that the DC errors due to the FB input bias current do not affect the output-voltage precision. With lower value resistors, the DC error is reduced, but the amount of power consumed in the resistive divider increases. A typical tradeoff value for R2 is $5k\Omega$, but values between $1k\Omega$ and $20k\Omega$ are acceptable. Once R2 is chosen, calculate R1 using:

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where the feedback threshold voltage $V_{FB} = 0.6V$.

Inductor Selection

A large inductor value results in reduced inductor ripple current, leading to a reduced output ripple voltage. A high-value inductor is of a larger physical size with a higher series resistance (DCR) and a lower saturation current rating. Choose inductor values to produce a ripple current equal to 30% of the load current.

Choose the inductor with the following formula:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

where f_{SW} is the internally fixed 1MHz switching frequency, and ΔI_L is the estimated inductor ripple current (typically set to 0.3 x $I_{LOAD}).$ In addition, the peak inductor current, $I_{L_PK},$ must always be below the high-side current-limit value, $I_{HSCL},$ and the inductor saturation current rating, $I_{L_SAT}.$

Ensure that the following relationship is satisfied:

$$I_{L_PK} = I_{LOAD} + \frac{1}{2} \times \Delta I_{L} < MIN(I_{HSCL}, I_{L_SAT})$$

Input Capacitor Selection

For a step-down converter, the input capacitor C_{IN} helps to keep the DC input voltage steady, in spite of discontinuous input AC current. Use low-ESR capacitors to minimize the voltage ripple due to ESR.

Size C_{IN} using the following formula:

$$C_{IN} = \frac{I_{LOAD}}{f_{SW} \times \Delta V_{IN} \text{ RIPPLE}} \times \frac{V_{OUT}}{V_{IN}}$$

Make sure that the selected capacitance can accommodate the input ripple current given by:

$$I_{RMS} = I_O \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

If necessary, use multiple capacitors in parallel to meet the RMS current rating requirement.

Output Capacitor Selection

Use low-ESR ceramic capacitors to minimize the voltage ripple due to ESR. Use the following formula to estimate the total output voltage peak-to-peak ripple:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR_COUT} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right)$$

Select the output capacitors to produce an output ripple voltage that is less than 2% of the set output voltage.

Setting the Soft-Start Startup Time

The soft-start feature ramps up the output voltage slowly, reducing input inrush current during startup. Size the CSS capacitor to achieve the desired soft-start time, t_{SS}, using:

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{EB}}$$

 I_{SS} , the soft-start current, is $10\mu A$, and V_{FB} , the output feedback voltage threshold, is 0.6V. When using large C_{OUT} capacitance values, the high-side current limit can trigger during the soft-start period. To ensure the correct soft-start time, t_{SS}, choose C_{SS} large enough to satisfy:

$$C_{SS} >> C_{OUT} \times \frac{V_{OUT} \times I_{SS}}{(I_{HSCL\ MIN} - I_{OUT}) \times V_{FB}}$$

I_{HSCL MIN} is the minimum high-side switch current-limit value.




Figure 1. Peak Current-Mode Regulator Transfer Model

An external tracking reference with steady-state value between 0V and V_{IN} - 1.5V can be applied to SS. In this case, connect an RC network from external tracking reference and SS as in <u>Figure 2</u>. Set R_{SS} to approximately $1 k\Omega$. In this application, R_{SS} is needed to ensure that, during hiccup period, SS can be internally pulled down. When an external reference is connected to SS, the soft-start must be provided externally.

Compensation Design Guidelines

The IC uses a fixed-frequency, peak-current-mode control scheme to provide easy compensation and fast transient response. The inductor peak current is monitored on a cycle-by-cycle basis and compared to the COMP voltage (output of the voltage error amplifier). The regulator's duty cycle is modulated based on the inductor's peak current value. This cycle-by-cycle control of the inductor current emulates a controlled current source. As a result, the inductor's pole frequency is shifted beyond the gain bandwidth of the regulator. System stability is provided with the addition of a simple series capacitor-resistor from COMP to PGND. This pole-zero combination serves to tailor the desired response of the closed-loop system. The basic regulator loop consists of a power modulator (comprising the regulator's pulse-width modulator, compensation ramp, control circuitry, MOSFETs, and inductor), the capacitive output filter and load, an output feedback divider, and a voltage-loop error amplifier with its associated compensation circuitry. See Figure 1.

The average current through the inductor is expressed as:

$$\overline{I_L} = G_{MOD} \times \overline{V_{COMP}}$$

where \bar{l}_{L} is the average inductor current and G_{MOD} is the power modulator's transconductance.

For a buck converter:

$$\overline{V_{OUT}} = R_{LOAD} \times \overline{I_L}$$

where R_{LOAD} is the equivalent load resistor value. Combining the above two relationships, the power modulator's transfer function in terms of $\overline{V}_{\overline{OUT}}$ with respect to $\overline{V}_{\overline{COMP}}$ is:

$$\frac{\overline{V_{OUT}}}{\overline{V_{COMP}}} = \frac{R_{LOAD} \times \overline{I_L}}{\overline{I_L}} = R_{LOAD} \times G_{MOD}$$

Having defined the power modulator's transfer function gain, the total system loop gain can be written as follows (see <u>Figure 1</u>):




Figure 2. Setting Soft-Start Time

$$\alpha = \frac{R_{OUT} \times (sC_CR_C + 1)}{\left[s(C_C + C_{CC})(R_C + R_{OUT}) + 1\right] \times}$$
$$\left[s(C_C \parallel C_{CC})(R_C \parallel R_{OUT}) + 1\right]$$

$$\beta = G_{MOD} \times R_{LOAD} \times \frac{\left(sC_{OUT}ESR + 1\right)}{\left\lceil sC_{OUT}(ESR + R_{LOAD}) + 1\right\rceil}$$

$$Gain = \frac{R_2}{R_1 + R_2} \times \frac{A_{VEA}}{R_{OUT}} \times \alpha \times \beta$$

where R_{OUT} is the quotient of the error amplifier's DC gain, $A_{VEA},$ divided by the error amplifier's transconductance, $g_{MV};\,R_{OUT}$ is much larger than $R_{C}.$

$$\frac{R_2}{R_1 + R_2} = \frac{V_{FB}}{V_{OUT}}$$

Also, C_C is much larger than C_{CC}, therefore:

$$C_C + C_{CC} \approx C_C$$

and

$$C_C \parallel C_{CC} \approx C_{CC}$$

Rewritina:

$$\begin{aligned} \text{Gain} = & \frac{V_{FB}}{V_{OUT}} A_{VEA} \times \frac{\left(\text{sC}_{C}R_{C} + 1\right)}{\left[\text{sC}_{C}\left(\frac{A_{VEA}}{g_{MV}}\right) + 1\right] \times \left(\text{sC}_{CC}R_{C} + 1\right)} \times \\ & G_{MOD} R_{LOAD} \times \frac{\left(\text{sC}_{OUT}\text{ESR} + 1\right)}{\left[\text{sC}_{OUT}(\text{ESR} + R_{LOAD}) + 1\right]} \end{aligned}$$

The dominant poles and zeros of the transfer loop gain are shown below:

$$f_{P1} = \frac{g_{MV}}{2\pi \times 10^{AVEA} - dB/20} \times C_{C}$$

$$\begin{split} f_{P2} = & \frac{1}{2\pi \times C_{OUT}(ESR + R_{LOAD})} \\ f_{P3} = & \frac{1}{2\pi \times C_{CC}R_{C}} \\ f_{Z1} = & \frac{1}{2\pi \times C_{C}R_{C}} \\ f_{Z2} = & \frac{1}{2\pi \times C_{OUT}ESR} \end{split}$$

The order of pole-zero occurrence is:

$$f_{P1} < f_{P2} < f_{Z1} < f_{Z2} \le f_{P3}$$

Under heavy load, f_{P2} , approaches f_{Z1} . A graphical representation of the asymptotic system closed-loop response, including dominant pole and zero locations is shown in Figure 3.

If COLIT is large, or exhibits a lossy equivalent series resistance (large ESR), the circuit's second zero might come into play around the crossover frequency ($f_{CO} = \omega/2\pi$). In this case, a third pole can be induced by a second (optional) small compensation capacitor (C_{CC}), connected from COMP to PGND. The loop response's fourth asymptote (in bold, Figure 3) is the one of interest in establishing the desired crossover frequency (and determining the compensation component values). A lower crossover frequency provides for stable closed-loop operation at the expense of a slower load and line transient response. Increasing the crossover frequency improves the transient response at the (potential) cost of system instability. A standard rule of thumb sets the crossover frequency ≤ 1/10th of the switching frequency. First, select the passive and active power components that meet the application's requirements. Then, choose the small-signal compensation components to achieve the desired closed-loop frequency response and phase margin as outlined in the Closing the Loop: Designing the Compensation Circuitry section.




Figure 3. Asymptotic Loop Response of Peak Current-Mode Regulator

Closing the Loop: **Designing the Compensation Circuitry**

Select the desired crossover frequency. Choose f_{CO} approximately 1/10th of the switching frequency fSW, or $f_{CO} \approx 100 \text{kHz}.$

Select R_C using the transfer-loop's fourth asymptote gain (assuming $f_{CO} > f_{P1}$, f_{P2} , and f_{Z1} and setting the overall loop gain to unity) as follows:

$$1 = \frac{V_{FB}}{V_{OUT}} \times g_{MV} \times R_C \times G_{MOD} \times R_{LOAD} \times \frac{1}{2\pi \times f_{CO} \times C_{OUT} \times (ESR + R_{LOAD})}$$

Therefore:

$$R_{C} = \frac{V_{OUT}}{V_{FB}} \times \frac{2\pi \times f_{CO} \times C_{OUT} \times \left(ESR + R_{LOAD}\right)}{g_{MV} \times G_{MOD} \times R_{LOAD}}$$

For RI OAD much greater than ESR, the equation can be further simplified as follows:

$$R_{C} = \frac{V_{OUT}}{V_{FB}} \times \frac{2\pi \times f_{CO} \times C_{OUT}}{g_{MV} \times G_{MOD}}$$

where V_{FB} is equal to 0.6V.

Determine C_C by selecting the desired first system zero, f_{Z1}, based on the desired phase margin. Typically, setting f_{Z1} below 1/5th of f_{CO} provides sufficient phase margin.

$$f_{Z1} = \frac{1}{2\pi \times C_C R_C} \le \frac{f_{CO}}{5}$$

Therefore:

$$C_C \ge \frac{5}{2\pi \times f_{CO} \times R_C}$$

If the ESR output zero is located at less than one-half the switching frequency, use the (optional) secondary compensation capacitor, C_{CC}, to cancel it, as follows:

$$\frac{1}{2\pi \times C_{CC}R_{C}} = f_{P3} = f_{Z2} = \frac{1}{2\pi \times C_{OUT}ESR}$$

Therefore:

$$C_{CC} = \frac{C_{OUT} \times ESR}{R_{C}}$$

If the ESR zero exceeds 1/2 the switching frequency, use the following equation:

$$f_{P3} = \frac{1}{2\pi \times C_{CC}R_C} = \frac{f_{SW}}{2}$$

Therefore:

$$C_{CC} = \frac{2}{2\pi \times f_{SW} \times R_{C}}$$

Overall C_{CC} detracts from the overall system phase margin. Place this third pole well beyond the desired crossover frequency to minimize the interaction with the system loop response at crossover. Ignore C_{CC} in these calculations if C_{CC} is smaller than 10pF.

Power Dissipation


The IC is available in a 20-bump WLP package and can dissipate up to 745.5mW at +70°C board temperature. When the die temperature exceeds +160°C, the thermal- shutdown protection is activated. See the *Thermal* Shutdown Protection section.

Layout Procedure

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX15108A evaluation kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

- 1) Connect input and output capacitors to the power ground plane.
- 2) Place bypass capacitors as close to IN and the softstart capacitor as close to SS as possible.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.
- 4) Connect IN, LX, and PGND separately to a large copper area to help cool the IC to further improve efficiency.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the IC.
- 6) Route high-speed switching nodes (such as LX) away from sensitive analog areas (such as FB, COMP, SGND, and SS). See the MAX15108A EV kit layout for a tested layout example.

Typical Application Circuit



Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX15108AEWP+	-40°C to +105°C	20 WLP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
20 WLP	W202D2Z+1	21-0505	

MAX15108A

High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/13	Initial release	_
1	5/16	Changed max operating temperature and added Safe Operating Area to <i>Typical Operating Characteristics</i> section	1-2, 6, 15
2	1/20	Corrected the LX connections in the Functional Diagram	8

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.