

Sample &

Buy





SLVS538B-NOVEMBER 2004-REVISED DECEMBER 2014

Support &

Community

...

TPS6106x Constant Current LED Driver With Digital and PWM Brightness Control

Technical

Documents

1 Features

- LED Driver With Integrated Overvoltage and Short-Circuit Protection
- 2.7-V to 6-V Input Voltage Range
- 500-mV or 250-mV Feedback Voltage
- TPS61060 Powers up to 3 LEDs
- TPS61061 Powers up to 4 LEDs
- TPS61062 Powers up to 5 LEDs
- **PWM Brightness Control on Enable**
- Digital Brightness Control on ILED
- 1-MHz Fixed Switching Frequency
- 400-mA Internal Power MOSFET Switch
- LEDs Disconnected During Shutdown
- **Operates With Small-Output Capacitors** Down to 220 nF
- Up to 80% Efficiency
- 8-Pin NanoFree[™] Package (Chipscale, CSP)
- 3-mm × 3-mm QFN Package

2 Applications

- White LED Drivers
- Cellular Phones
- PDAs, Pocket PCs, and Smart Phones
- Digital Still Cameras
- Handheld Devices

3 Description

Tools &

Software


The TPS6106x is a high-frequency, synchronous boost converter with constant current output to drive up to five white LEDs. For maximum safety, the device features integrated overvoltage and an advanced short-circuit protection when the output is shorted to ground. The device operates with 1-MHz fixed switching frequency to allow for the use of small external components and to simplify possible EMI problems. The device comes with three different overvoltage protection thresholds (14 V, 18 V, and 23 V) to allow inexpensive and small-output capacitors with lower voltage ratings. The LED current is initially set with the external sense resistor R_s, and the feedback voltage is regulated to 500 mV or 250 mV, depending on the configuration of the ILED pin. Digital brightness control is implemented by applying a simple digital signal to the ILED pin. Alternatively, a PWM signal up to 1 kHz can be applied to the enable pin to control the brightness of the LED. During shutdown, the output is disconnected from the input to avoid leakage current through the LEDs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61060,	VSON (8)	3.00 mm × 3.00 mm
TPS61061, TPS61062	DSBGA (8)	1.446 mm × 1.446 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application





2

Table of Contents

9

Feat	tures 1
Арр	lications 1
Des	cription 1
Rev	ision History 2
Dev	ice Comparison Table 3
Pin	Configuration and Functions 3
Spe	cifications4
7.1	Absolute Maximum Ratings 4
7.2	ESD Ratings 4
7.3	Recommended Operating Conditions 4
7.4	Thermal Information5
7.5	Electrical Characteristics5
7.6	Typical Characteristics7
Deta	ailed Description
8.1	Overview
8.2	Functional Block Diagram9
8.3	Feature Description9
8.4	Device Functional Modes 10

Revision History 4

1

2

3

4

5

6

7

8

Changes from Revision A (April 2005) to Revision B

Added Pin Configuration and Functions section, ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1

9.1	Application Information	. 12
9.2	Typical Application	. 12
9.3	System Examples	. 15
Pow	er Supply Recommendations	. 17
Layo	out	. 17
11.1	Layout Guidelines	. 17
11.2	Layout Example	. 18
11.3	Thermal Considerations	. 18
Devi	ice and Documentation Support	. 19
12.1	Device Support	. 19
12.2	Related Links	. 19
12.3	Trademarks	. 19
12.4	Electrostatic Discharge Caution	. 19
	9.2 9.3 Pow 11.1 11.2 11.3 Dev 12.1 12.2 12.3	9.2 Typical Application

	12.5	Glossary	19
13	Mech	nanical, Packaging, and Orderable	
	Infor	mation	19
	13.1	Chipscale Package Dimensions	19

Application and Implementation 12

Page

NSTRUMENTS

EXAS


5 Device Comparison Table

	OVERVOLTAGE	РАСК	AGE	PACKAGE MARKING		
T _A	PROTECTION (OVP)	NanoFree ⁽¹⁾	QFN ⁽²⁾	NanoFree	QFN	
-40 to 85°C	14 V (min)	TPS61060YZF	TPS61060DRB	AKX	AQP	
	18 V (min)	TPS61061YZF	TPS61061DRB	AKY	AQQ	
	22.2 V (min)	TPS61062YZF	TPS61062DRB	AKZ	AQR	


(1) The YZF package is available in tape and reel. Add R suffix (TPS61060YZFR) to order quantities of 3000 parts per reel or add T suffix (TPS61060YZFT) to order 250 parts per reel.

(2) The DRB package is available in tape and reel. Add R suffix (TPS61060DRBR) to order quantities of 3000 parts per reel.

6 Pin Configuration and Functions



8-Pin 3x3-mm QFN Package Top View



Pin Functions

PIN						
NO.		I/O	DESCRIPTION			
NAME	CSP	QFN				
VIN	B1	8	I	Input supply pin of the device		
EN	A2 2		I	Enable pin. This pin needs to be pulled high to enable the device. To allow brightness control of the LEDs, a PWM signal up to 1 kHz can be applied. This pin has an internal pulldown resistor.		
GND A1 1		1		Analog ground		
PGND C3 5			Power ground			
FB	B3	4	I	This is the feedback pin of the device. The feedback pin regulates the LED current through the sense resistor by regulating the voltage across Rs. The feedback voltage is set by the ILED pin. ILED=GND sets the feedback voltage to 500 mV. ILED=high sets the feedback voltage to 250 mV. Refer to digital brightness control section for more information.		
OUT	C1	7	0	Output of the device		

Copyright © 2004–2014, Texas Instruments Incorporated

Texas Instruments

www.ti.com

Pin Functions (continued)

	PIN																															
NAME NO. CSP QFN		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		DESCRIPTION
		QFN																														
SW	C2	6	Ι	Switch pin of the device																												
ILED	A3	3	I	Digital brightness control input. When this pin is grounded, the digital brightness control is disabled. When this pin is connected to high, then the feedback voltage is reduced to typically 250 mV and the digital brightness control is enabled. Refer to digital brightness control section for more information.																												
PowerPAD™ – –			The PowerPAD [™] (exposed thermal diepad) is only available on the QFN package. The PowerPAD [™] needs to be connected and soldered to analog ground (GND).																													

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VIN ⁽²⁾	Supply voltages on pin	-0.3	7	V
EN, ILED, FB ⁽²⁾	Voltages on pins	-0.3	7	V
OUT ⁽²⁾	Voltage on pin		33	V
SW ⁽²⁾	Voltage on pin		33	V
	Operating junction temperature	-40	150	°C
	Lead temperature (soldering, 10 s)		260	°C
T _{stg}	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	ΤΥΡ	MAX	UNIT
VI	Input voltage range	2.7		6.0	V
L	Inductor ⁽¹⁾		22		μH
CI	Input capacitor ⁽¹⁾		1		μF
Co	Output capacitor ⁽¹⁾	0.22	1		μF
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

(1) Refer to application section for further information.



7.4 Thermal Information

		TPS	6106x	
	THERMAL METRIC ⁽¹⁾	DRB	YZF	UNIT
		8 P	INS	
R _{0JA}	Junction-to-ambient thermal resistance	47.6	120.8	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.1	0.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.2	59.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.0	2.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	23.4	59.4	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.1	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

 $V_{in} = 3.6 \text{ V}, \text{ EN} = V_{IN}, T_A = -40^{\circ}\text{C}$ to 85°C, typical values are at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SUPPLY	CURRENT		U		I	
V _{IN}	Input voltage range		2.7		6	V
l _Q	Operating quiescent current into Vin	Device not switching			1	mA
I _{SD}	Shutdown current	EN = GND		1	10	μA
V _{UVLO}	Undervoltage lockout threshold	V _{IN} falling		1.65	1.8	V
V _{HYS}	Undervoltage lockout hysteresis			50		mV
ENABLE	AND ILED					
V _{EN}	Enable high-level voltage	V _{IN} = 2.7 V to 6 V	1.2			V
V _{EN}	Enable low-level voltage	V _{IN} = 2.7 V to 6 V			0.4	V
R _{EN}	Enable pulldown resistor		200	300		kΩ
t _{shtdn}	Enable-to-shutdown delay (1)	EN = high to low			50	ms
t _{PWML}	PWM low-level signal time (1)	PWM signal applied to EN			25	ms
V _{ILED}	ILED high-level voltage	V _{IN} = 2.7 V to 6 V	1.2			V
V _{ILED}	ILED low-level voltage	V _{IN} = 2.7 V to 6 V			0.4	V
I _{ILED}	ILED input leakage current	ILED = GND or VIN		0.1	3	μA
	DAC resolution	5 Bit		15.6		mV
t _{up}	Increase feedback voltage one step	ILED = high to low	1		75	μs
t _{down}	Decrease feedback voltage one step	ILED = high to low	180		300	μs
t _{delay}	Delay time between up/down steps	ILED = low to high	1.5			μs
t _{off}	Digital programming off, VFB = 500 mV	ILED = high to low	720			μs
FEEDBA	СК ҒВ					
I _{FB}	Feedback input bias current	V _{FB} = 500 mV		1	1.5	μA
V_{FB}	Feedback regulation voltage	ILED = GND, after start-up	485	500	515	mV
V _{FB}	Feedback regulation voltage	ILED = High, after start-up	240	250	260	mV
POWER	SWITCH SYNCHRONOUS RECTIFIER AND	CURRENT LIMIT (SW)				
r _{DS(ON)}	P-channel MOSFET on-resistance	V _O = 10 V, Isw = 10 mA		2.5	3.7	Ω
D	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}, \text{ Isw} = 100 \text{ mA}$		0.6	0.9	Ω
R _{DS(ON)}	N-channel MOSFET on-resistance	$V_{IN} = V_{GS} = 2.7 \text{ V}, \text{ Isw} = 100 \text{ mA}$		0.7	1.0	Ω
I _{swleak}	Switch leakage current ⁽²⁾	$V_{IN} = V_{SW}$ = 6 V, V_{OUT} = GND, EN = GND		0.1	2	μΑ
I _{SW}	N-Channel MOSFET current limit	V _O = 10 V	325	400	475	mA

(1) A PWM low signal applied to EN for a time (≥25 ms) could cause a device shutdown. After a period of ≥50 ms the device definitely enters shutdown mode.

(2) The switch leakage current includes the leakage current of both internal switches, which is the leakage current from SW to ground, and from SW to V_{OUT} , with $V_{IN} = V_{SW}$.

Copyright © 2004–2014, Texas Instruments Incorporated

Electrical Characteristics (continued)

 V_{in} = 3.6 V, EN = V_{IN} , T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
OSCILLA	ATOR	·				
f _s	Switching frequency		0.8	1.0	1.2	MHz
OUTPUT	•					
Vovp	Output overvoltage protection	V _O rising; TPS61060	14	14.5	16	V
Vovp	Output overvoltage protection	V _O rising; TPS61061	18	18.5	19.8	V
Vovp	Output overvoltage protection	V _O rising; TPS61062	22.2	23.5	25	V
Vovp	Output overvoltage protection hysteresis	TPS61060/61/62, V _O falling		0.7		V
Vo	Output voltage threshold for short-circuit detection	V_{O} falling		V _{IN} -0.7		V
Vo	Output voltage threshold for short-circuit detection	V _O rising		V _{IN} -0.3		V
		Start-up, EN = low to high, OUT = GND				
lpre	Precharge current and short-circuit current	V _{IN} = 6 V		180		mA
	-	V _{IN} = 3.6 V		95		
		V _{IN} = 2.7 V		65		
D	Maximum duty cycle			95%		


6



7.6 Typical Characteristics

Table 1. Table of Graphs


		FIGURE
Efficiency (η)	vs LED current; 2 LEDs, ILED = high	Figure 1
	vs LED current; 3 LEDs, ILED = low	Figure 2
	vs LED current; 3 LEDs, ILED = high	Figure 3
	vs LED current; 4 LEDs, ILED = low	Figure 4
	vs LED current; 4 LEDs, ILED = high	Figure 5
	vs LED current; 5 LEDs, ILED = high	Figure 6
Digital brightness control	Feedback voltage vs ILED programming step	Figure 7
LED current	vs PWM duty cycle	Figure 8





TPS61060, TPS61061, TPS61062

SLVS538B-NOVEMBER 2004-REVISED DECEMBER 2014



8

Copyright © 2004–2014, Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

The TPS61060/61/62 family is a constant-frequency, PWM current-mode converter with an integrated N-channel MOSFET switch and synchronous P-channel MOSFET rectifier. The device operates in pulse width modulation (PWM) with a fixed switching frequency of 1 MHz. For an understanding of the device operation, refer the block diagram. The duty cycle of the converter is set by the error amplifier and the sawtooth ramp applied to the comparator. Because the control architecture is based on a current-mode control, a compensation ramp is added to allow stable operation for duty cycles larger than 50%. The converter is a fully integrated synchronous boost converter operating always in continuous conduction mode. This allows low noise operation and avoids ringing on the switch pin as it would be seen on a converter when entering discontinuous conduction mode.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Start-Up

To avoid high inrush current during start-up, special care is taken to control the inrush current. When the device is first enabled, the output capacitor is charged with a constant precharge current of typically 100 mA until the output voltage is typically 0.3 V below VIN. The device starts with a reduced analog controlled current limit for typically 40 µs. After this time, the device enters its normal regulation with full current limit. The fixed precharge current during start-up allows the device to start up without problems when driving LEDs because the LED only starts to conduct current when the forward voltage is reached. If, for any reason a resistive load is driven, the maximum start-up load current must be smaller, or equal to, the precharge current.

Copyright © 2004–2014, Texas Instruments Incorporated



Feature Description (continued)

8.3.2 Short-Circuit Protection

The TPS6106x family has an advanced short-circuit protection in case the output of the device is shorted to ground. Because the device is configured as a current source even when the LEDs are shorted, the maximum current is controlled by the sense resistor Rs. As an additional safety feature, the TPS6106x series also protects the device and inductor when the output is shorted to ground. When the output is shorted to ground, the device enters precharge mode and limits the maximum current to typically 100 mA.

8.3.3 Overvoltage Protection (OVP)

As with any current source, the output voltage rises when the output gets high impedance or disconnected. To prevent the output voltage exceeding the maximum switch voltage rating (33 V) of the main switch, an overvoltage protection circuit is integrated. As soon as the output voltage exceeds the OVP threshold, the converter stops switching and the output voltage falls down. When the output voltage falls below the OVP threshold, the converter continues operation until the output voltage exceeds the OVP threshold again. To allow the use of inexpensive low-voltage output capacitors, the TPS6106x series has different OVP levels that must be selected according to the number of external LEDs and their maximum forward voltage.

8.3.4 Efficiency and Feedback Voltage

The feedback voltage has a direct effect on the converter efficiency. Because the voltage drop across the feedback resistor does not contribute to the output power (LED brightness), the lower the feedback voltage, the higher the efficiency. Especially when powering only three or less LEDs, the feedback voltage impacts the efficiency around 2% depending on the sum of the forward voltage of the LEDs. To take advantage of this, the ILED pin can be connected to VIN, setting the feedback voltage to 250 mV.

8.3.5 Undervoltage Lockout

An undervoltage lockout prevents mis-operation of the device at input voltages below typical 1.65 V. When the input voltage is below the undervoltage threshold, the device remains off and both internal MOSFETs are turned off providing isolation between input and output.

8.3.6 Thermal Shutdown

An internal thermal shutdown is implemented and turns off the internal MOSFETs when the typical junction temperature of 160°C is exceeded. The thermal shutdown has a hysteresis of typically 15°C.

8.4 Device Functional Modes

8.4.1 Enable PWM Dimming

The EN pin allows disabling and enabling of the device as well as brightness control of the LEDs by applying a PWM signal up to typically 1 kHz. When a PWM signal is applied, the LED current is turned on when the EN is high and off when EN is pulled low. Changing the PWM duty cycle therefore changes the LED brightness. To allow higher PWM frequencies on the enable pin, the device continues operation when a PWM signal is applied. As shown in the block diagram, the EN pin needs to be pulled low for at least 50 ms to fully turn the device off. The enable input pin has an internal 300-k Ω pulldown resistor to disable the device when this pin is floating.

8.4.2 Digital Brightness Control (ILED)

The ILED pin features a simple digital interface to allow digital brightness control. This can save processor power and battery life. Using the digital interface to control the LED brightness does not required a PWM signal all the time, and the processor can enter sleep mode if available. To save signal lines, the ILED pin can be connected to the enable pin to allow digital programming and enable/disable function at the same time with the same signal. Such a circuit is shown in Figure 9.




Device Functional Modes (continued)

The ILED pin basically sets the feedback regulation voltage (V_{FB}); thus, it sets the LED current. When the ILED pin is connected to GND, the digital brightness control is disabled and the feedback is regulated to $V_{FB} = 500 \text{ mV}$. When the ILED pin is pulled high, the digital brightness control is enabled starting at its midpoint where the feedback is regulated to $V_{FB} = 250 \text{ mV}$. The digital brightness control is implemented by adjusting the feedback voltage in digital steps with a typical maximum voltage of $V_{FB} = 500 \text{ mV}$. For this purpose, a 5-bit DAC is used giving 32 steps equal to a 15.6-mV change in feedback voltage per step. To increase or decrease the internal reference voltage, the ILED pin needs to be pulled low over time as outlined in Table 2 and specified in the electrical table. When the internal DAC is programmed to its highest or lowest value, it stays at this value until it gets programmed in the opposite direction again.

FEEDBACK VOLTAGE	TIME	ILED LOGIC LEVEL		
Increase	1 μs to 75 μs	Low		
Decrease	180 μs to 300 μs	Low		
Brightness control disabled	≥550 μs	Low		
Delay between steps	1.5 μs	High		

Between each cycle the ILED pin needs to be pulled high for 1.5 µs.





Using the digital interface on the ILED pin allows simple implementation of a two-step brightness control by pulling the ILED either high or low. For full LED current with $V_{FB} = 500 \text{ mV}$, the ILED must be pulled low; to program half the LED current with $V_{FB} = 250 \text{ mV}$, the ILED pin must be pulled high.

Texas Instruments

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6106x is designed to driver up to five LEDs in series with constant current output. The device, which operates in peak current mode PWM control, has a switch peak current limit of 325-mA minimum and internal loop compensation. The switching frequency is fixed at 1 MHz, and the input voltage range is 2.7 to 6.0 V. The following section provides a step-by-step design approach for configuring the TPS61060 to power two white LEDs in series.

9.2 Typical Application




Figure 10. TPS61062 Powering Five White LEDs

9.2.1 Design Requirements

PARAMETER	VALUE
Input Voltage	3 V to 6 V
Output Current	20 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

The device requires typically a 22μ H or 10μ H inductance. When selecting the inductor, the inductor saturation current should be rated as high as the peak inductor current at maximum load, and respectively, maximum LED current. Because of the special control loop design, the inductor saturation current does not need to be rated for the maximum switch current of the converter. The maximum converter switch current usually is not reached even when the LED current is pulsed by applying a PWM signal to the enable pin. The maximum inductor peak current, as well as LED current, is calculated as:

Duty cycle : D =
$$1 - \frac{Vin}{Vout}$$
 (1)

Maximum LED current :
$$I_{LED} = (Isw - \frac{Vin \times D}{2 \times fs \times L}) \times (1 - D) \times \eta$$
 (2)

Inductor peak current :
$$i_{Lpeak} = \frac{Vin \times D}{2 \times fs \times L} + \frac{I_{LED}}{(1-D) \times \eta}$$
 (3)



with:

fs = Switching frequency (1 MHz typical)

- L = Inductor value
- η = Estimated converter efficiency (0.75)

Isw = Minimum N-channel MOSFET current limit (325 mA)

(4)

(5)

Using the expected converter efficiency is a simple approach to calculate maximum possible LED current as well as peak inductor current. The efficiency can be estimated by taking the efficiency numbers out of the provided efficiency curves or to use a worst-case assumption for the expected efficiency, for example, 75%.

9.2.2.2 Efficiency

The overall efficiency of the application depends on the specific application conditions and mainly on the selection of the inductor. A physically smaller inductor usually shows lower efficiency due to higher switching losses of the inductor (core losses, proximity losses, skin effect losses). A trade-off between physical inductor size and overall efficiency has to be made. The efficiency can typically vary around $\pm 5\%$ depending on the selected inductor. Figure 2 to Figure 7 can be used as a guideline for the application efficiency. These curves show the typical efficiency with a 22-µH inductor (Murata Electronics LQH32CN220K23). Figure 11 shows a basic setup where the efficiency is taken/measured as:

$$\eta = \frac{V_{\text{LED}} \times I_{\text{LED}}}{V_{\text{in}} \times I_{\text{in}}}$$

Table 3. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS
10 µH	TDK VLF3012AT-100MR49	2.6 mm × 2.8 mm × 1.2 mm
10 µH	Murata LQH32CN100K53	3.2 mm × 2.5 mm × 1.55 mm
10 µH	Murata LQH32CN100K23	3.2 mm × 2.5 mm × 2.0 mm
22 µH	TDK VLF3012AT-220MR33	2.6 mm × 2.8 mm × 1.2 mm
22 µH	Murata LQH32CN220K53	3.2 mm × 2.5 mm × 1.55 mm
22 µH	Murata LQH32CN220K23	3.2 mm × 2.5 mm × 2.0 mm




Figure 11. Efficiency Measurement Setup



9.2.2.3 Output Capacitor Selection

The device is designed to operate with a fairly wide selection of ceramic output capacitors. The selection of the output capacitor value is a trade-off between output voltage ripple and capacitor cost and form factor. In general, capacitor values of 220 nF up to 4.7 µF can be used. When using a 220-nF output capacitor, it is recommended to use X5R or X7R dielectric material to avoid the output capacitor value falling far below 220 nF over temperature and applied voltage. For systems with wireless or RF sections, EMI is always a concern. To minimize the voltage ripple in the LED string and board traces, the output capacitor needs to be connected directly from the OUT pin of the device to ground rather than across the LEDs. A larger output capacitor value reduces the output voltage ripple. Table 4 shows possible input and/or output capacitors.

9.2.2.4 Input Capacitor Selection


For good input voltage filtering, low ESR ceramic capacitors are recommended. A $1-\mu F$ ceramic input capacitor is sufficient for most of the applications. For better input voltage filtering and EMI reduction, this value can be increased. The input capacitor should be placed as close as possible to the input pin of the converter. Table 4 shows possible input and/or output capacitors.

CAPACITOR	CAPACITOR VOLTAGE RATING FORM		COMPONENT SUPPLIER ⁽¹⁾	COMMENTS				
INPUT CAPACITOR								
1 μF	10 V	0603	Tayo Yuden LMK107BJ105					
OUTPUT CAPACITOR								
220 nF	16 V	0603	Tayo Yuden EMK107BJ224	TPS61060				
220 nF	50 V	0805	Tayo Yuden UMK212BJ224	TPS61060/61/62				
470 nF	35 V	0805	Tayo Yuden GMK212BJ474	TPS61060/61/62				
1 μF	16 V	0805	Tayo Yuden EMK212BJ105	TPS61060				
1 µF	35 V	1206	Tayo Yuden GMK316BJ105	TPS61060/61/62				
1 µF	25 V	1206	TDK C3216X7R1E105	TPS61060/61/62				

Table 4. Capacitor Selection

(1) Similar capacitors are also available from TDK and other suppliers.


9.2.3 Application Curves






TPS61060, TPS61061, TPS61062

SLVS538B-NOVEMBER 2004-REVISED DECEMBER 2014



9.3 System Examples







System Examples (continued)




Figure 18. TPS61060 Powering Three White LEDs




Figure 19. TPS61061 Powering Four White LEDs





Figure 20. TPS61060 Powering Six White LEDs



System Examples (continued)



This circuit combines the enable with the digital brightness control pin, allowing the digital signal applied to ILED to also enable and disable the device.

Figure 21. TPS61061 Digital Brightness Control

10 Power Supply Recommendations

The TPS6106x is designed to operate from an input voltage supply range from 2.7-V to 6.0-V. The power supply to the TPS6106x must have a current rating according to the supply voltage, output voltage, and output current of the TPS6106x device.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter. The input capacitor should be placed as close as possible to the input pin for good input voltage filtering. The inductor should be placed as close as possible to the switch pin to minimize the noise coupling into other circuits. The output capacitor needs to be placed directly from the OUT pin to GND rather than across the LEDs. This reduces the ripple current in the trace to the LEDs. The GND pin must be connected directly to the PGND pin. When doing the PCB layout, the bold traces (Figure 22) should be routed first, as well as placement of the inductor, and input and output capacitors.

TEXAS INSTRUMENTS

www.ti.com

11.2 Layout Example




Figure 22. TPS6106x Layout Example

11.3 Thermal Considerations

The TPS6106x comes in a thermally enhanced QFN package. The package includes a thermal pad that improves the thermal capabilities of the package. Also see *QFN/SON PCB Attachment* application report (SLUA271). The thermal resistance junction-to-ambient $R_{\theta JA}$ of the QFN package greatly depends on the PCB layout. Using thermal vias and wide PCB traces improves the thermal resistance $R_{\theta JA}$. The thermal pad must be soldered to the analog ground on the PCB.

For the NanoFree package, similar guidelines apply for the QFN package. The thermal resistance $R_{\theta JA}$ depends mainly on the PCB layout.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS61060	Click here	Click here	Click here	Click here	Click here
TPS61061	Click here	Click here	Click here	Click here	Click here
TPS61062	Click here	Click here	Click here	Click here	Click here

Table 5. Related Links

12.3 Trademarks

NanoFree, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

13.1 Chipscale Package Dimensions

The TPS6106x is available in a Chipscale package and has the following mechanical dimensions: E=D=1,446 mm (typical), E=D=1,424 mm (minimum), E=D=1,5 mm (maximum). See the mechanical drawing of the package (YZF).



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
					-	.,	(6)				
TPS61060DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQP	Samples
TPS61060YZFR	ACTIVE	DSBGA	YZF	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	АКХ	Samples
TPS61060YZFT	ACTIVE	DSBGA	YZF	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKX	Samples
TPS61061DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQQ	Samples
TPS61061YZFT	ACTIVE	DSBGA	YZF	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKY	Samples
TPS61062DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AQR	Samples
TPS61062YZFR	ACTIVE	DSBGA	YZF	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKZ	Samples
TPS61062YZFT	ACTIVE	DSBGA	YZF	8	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AKZ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61060DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61060YZFR	DSBGA	YZF	8	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61060YZFT	DSBGA	YZF	8	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61061DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61061YZFT	DSBGA	YZF	8	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61062DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61062YZFR	DSBGA	YZF	8	3000	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1
TPS61062YZFT	DSBGA	YZF	8	250	180.0	8.4	1.65	1.65	0.81	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
TPS61060DRBR	SON	DRB	8	3000	356.0	356.0	35.0			
TPS61060YZFR	DSBGA	YZF	8	3000	182.0	182.0	20.0			
TPS61060YZFT	DSBGA	YZF	8	250	182.0	182.0	20.0			
TPS61061DRBR	SON	DRB	8	3000	356.0	356.0	35.0			
TPS61061YZFT	DSBGA	YZF	8	250	182.0	182.0	20.0			
TPS61062DRBR	SON	DRB	8	3000	356.0	356.0	35.0			
TPS61062YZFR	DSBGA	YZF	8	3000	182.0	182.0	20.0			
TPS61062YZFT	DSBGA	YZF	8	250	182.0	182.0	20.0			

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008A



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DRB0008A

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008A

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA





- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated