



[Order](http://www.ti.com/product/CDCM1802?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now





#### **[CDCM1802](http://www.ti.com/product/cdcm1802?qgpn=cdcm1802)**

SCAS759C –APRIL 2004–REVISED JULY 2017

# **CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O + Additional LVCMOS Output**

#### <span id="page-0-1"></span>**1 Features**

- Distributes One Differential Clock Input to One LVPECL Differential Clock Output and One LVCMOS Single-Ended Output
- Programmable Output Divider for Both LVPECL and LVCMOS Outputs
- 1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise
- 3.3-V Power Supply (2.5-V Functional)
- Signaling Rate Up to 800-MHz LVPECL and 200-MHz LVCMOS
- Differential Input Stage for Wide Common-Mode Range Also Provides VBB Bias Voltage Output for Single-Ended Input Signals
- Receiver Input Threshold ±75 mV
- <span id="page-0-3"></span>• 16-Pin VQFN Package (3.00 mm × 3.00 mm)

### <span id="page-0-2"></span>**2 Applications**

- Networking and Data Communications
- Medical Imaging
- <span id="page-0-0"></span>• Portable Test and Measurement
- High-end A/V

### **3 Description**

The CDCM1802 clock driver distributes one pair of differential clock input to one LVPECL differential clock output pair, Y0 and Y0, and one single-ended LVCMOS output, Y1. It is specifically designed for driving 50-Ω transmission lines. The LVCMOS output is delayed by 1.6 ns over the PECL output stage to minimize noise impact during signal transitions.

Support & **[Community](http://www.ti.com/product/CDCM1802?dcmp=dsproject&hqs=support&#community)** 

 $22$ 

The CDCM1802 has two control pins, S0 and S1, to select different output mode settings. The S[1:0] pins are 3-level inputs. Additionally, an enable pin EN is provided to disable or enable all outputs simultaneously. The CDCM1802 is characterized for operation from −40°C to 85°C.

For single-ended driver applications, the CDCM1802 provides a VBB output pin that can be directly connected to the unused input as a common-mode voltage reference.

#### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Application Example**



2

## **Table of Contents**





#### <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



#### **Changes from Revision A (July 2008) to Revision B Page**

• Added *ESD Ratings* table, *Thermal Information* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. .................................... [1](#page-0-3)





### <span id="page-2-0"></span>**5 Pin Configuration and Functions**



#### **Pin Functions**

<span id="page-2-1"></span>

(1)  $V_{DD}0$ ,  $V_{DD}1$ , and  $V_{DD}$ PECL should have the same value.

### <span id="page-3-0"></span>**6 Specifications**

#### <span id="page-3-1"></span>**6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### <span id="page-3-2"></span>**6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### <span id="page-3-3"></span>**6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



#### <span id="page-3-4"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/SPRA953)* application report.



#### <span id="page-4-0"></span>**6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)



Required to maintain device functionality

(1) Required to maintain AC specifications<br>(2) Required to maintain device functionalit<br>(3) Operating the CDCM1802 LVCMOS ou (3) Operating the CDCM1802 LVCMOS output above the maximum frequency will not cause a malfunction to the device, but the Y1 output signal swing will not achieve enough signal swing to meet the output specification. Therefore, the CDCM1802 can be operated at higher frequencies, while the LVCMOS output Y1 becomes unusable.

#### <span id="page-5-0"></span>**6.6 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)



(1) For a 800-MHz signal, the 50-ps error would result into a duty cycle distortion of ±4% when driven by an ideal clock input signal.

(2) For a 200-MHz signal, the 150-ps error would result in a duty cycle distortion of ±3% when driven by an ideal clock input signal.

#### <span id="page-5-1"></span>**6.7 Jitter Characteristics**

over operating free-air temperature range (unless otherwise noted)



#### <span id="page-5-2"></span>**6.8 Supply Current Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)





#### <span id="page-6-0"></span>**6.9 Control Input Characteristics**

over operating free-air temperature range (unless otherwise noted)



(1) Leaving this pin floating automatically pulse the logic level high to V<sub>DD</sub> through an internal pullup resistor of 60 k $\Omega$ .

### <span id="page-6-1"></span>**6.10 Timing Requirements**



#### <span id="page-6-2"></span>**6.11 Bias Voltage VBB**

over operating free-air temperature range (unless otherwise noted)



**[CDCM1802](http://www.ti.com/product/cdcm1802?qgpn=cdcm1802)** SCAS759C –APRIL 2004–REVISED JULY 2017 **[www.ti.com](http://www.ti.com)**



#### **6.12 Typical Characteristics**

<span id="page-7-2"></span><span id="page-7-1"></span><span id="page-7-0"></span>



#### <span id="page-8-0"></span>**7 Parameter Measurement Information**



- A. Part-to-part skew,  $t_{sk(pp)}$ , is calculated as the greater of: - The difference between the fastest and the slowest t<sub>pd(LH)n</sub> across multiple devices
	- The difference between the fastest and the slowest t<sub>pd(HL)n</sub> across multiple devices
- <span id="page-8-2"></span>B. Pulse skew,  $t_{s(k(p))}$ , is calculated as the magnitude of the absolute time difference between the high-to-low ( $t_{pdfH\cup}$  and the low-to-high  $(t_{pd(LH)})$  propagation delays when a single switching input causes Y0 to switch, tsk(p) = | tpd(HL) − tpd(LH) |. Pulse skew is sometimes referred to as *pulse width distortion or duty cycle skew*.

**Figure 7. Waveforms for Calculation of tsk(o) and tsk(pp)**



<span id="page-8-3"></span>**Figure 8. LVPECL Differential Output Voltage and Rise and Fall Time**



<span id="page-8-1"></span>**Figure 9. LVCMOS Output Loading During Device Test**

**RUMENTS** 

KAS

### **Parameter Measurement Information (continued)**



<span id="page-9-0"></span>**Figure 10. LVPECL Output Loading During Device Test**



#### <span id="page-10-0"></span>**8 Detailed Description**

#### <span id="page-10-1"></span>**8.1 Overview**

The CDCM1802 is a clock buffer with a programmable divider. There is one LVCMOS and one LVPECL output. The LVCMOS output is specifically designed for driving 50- $\Omega$  transmission lines. It is delayed by 1.6 ns over the PECL output stage to minimize noise impact during signal transitions. Both outputs can be divided individually by 1, 2, 4, and 8. Divider settings can be selected with three 3-level control pins.

#### <span id="page-10-2"></span>**8.2 Functional Block Diagram**



#### <span id="page-10-3"></span>**8.3 Feature Description**

The CDCM1802 has two control pins, S0 and S1, to select different output mode settings. The S[1:0] pins are 3 level inputs. Additionally, an enable pin EN is provided to disable or enable all outputs simultaneously. For singleended driver applications, the CDCM1802 provides a VBB output pin that can be directly connected to the unused input as a common-mode voltage reference.

#### <span id="page-10-4"></span>**8.4 Device Functional Modes**

#### **8.4.1 Control Pin Settings**

The CDCM1802 has three control pins, S0, S1, and the enable pin (EN) to select different output mode settings. All three inputs (S0, S1, EN) are 3-level inputs. In addition, the EN input allows disabling all outputs and place them into a Hi-Z (or tristate) output state when pulled to GND.

**Device Functional Modes (continued)**

12



**Figure 11. Control Pin Setting for Example**

<span id="page-11-0"></span>Each control input incorporates a 60-kΩ pullup resistor. Thus, it is easy to choose the input setting by designing a resistor pad between the control input and GND. To choose a logic zero, the resistor value must be zero. Setting the input high requires leaving the resistor pad empty (no resistor installed). For setting the input to V<sub>DD</sub>/2, the installed resistor needs a value of 60 kΩ with a tolerance better or equal to 10%.

<u>rable is belection mode</u> rable					
<b>MODE</b>	<b>EN</b>	S <sub>1</sub>	SO <sub>2</sub>	LVPECL <sup>(1)</sup>	<b>LVCMOS</b>
				Y <sub>0</sub>	<b>Y1</b>
$\mathbf 0$	$\mathbf 0$	X	X	Off (high-z)	Off (high-z)
	$V_{DD}/2$	$\Omega$	$V_{DD}/2$	/1	/1
$\overline{2}$	$V_{DD}/2$	$V_{DD}/2$		/1	/2
3		$\mathbf 0$	$\mathbf 0$	/1	/4
4	$V_{DD}/2$	$\mathbf 0$		/2	/2
5		$\mathbf 0$		/2	/4
6	$V_{DD}/2$	$\Omega$	0	/4	/4
7	$V_{DD}/2$		0	/4	/8
8	$V_{DD}/2$	$V_{DD}/2$	$V_{DD}/2$	/8	/1
9			0	/8	/4
10				Off (high-z)	/4

**Table 1. Selection Mode Table**

(1) The LVPECL outputs are open emitter stages. Thus, if you leave the unused LVPECL output Y0 unconnected, then the current consumption is minimized and noise impact to remaining outputs is neglectable. Also, each output can be individually disabled by connecting the corresponding VDD input to GND.

#### **8.4.2 Device Behavior During RESET and Control Pin Switching**

#### *8.4.2.1 Output Behavior When Enabling the Device (EN = 0 → 1)*

In disable mode (EN = 0), all output drivers are switched in high-Z mode. The bandgap, current references, the amplifier, and the S0 and S1 control inputs are also switched off. In the same mode, all flip-flops will be reset. The typical current consumption is likely below 500 µA (to be measured).

When the device will be enabled again it takes maximal 1 us for the settling of the reference voltage and currents. During this time the output Y0 and  $\overline{Y0}$  drive a high signal. Y1 is unknown (could be high or low). After the settle time, the outputs go into the low state. Due to the synchronization of each output driver signal with the input clock, the state of the waveforms after enabling the device look like those shown in [Figure 12.](#page-12-0) The inverting input and output signal is not included. The Y:/1 waveform is the undivided output driver state.

**STRUMENTS** 





**Signal State After the Device is Enabled (IN = High)**

#### **Figure 12. Waveforms**

#### <span id="page-12-0"></span>*8.4.2.2 Enabling a Single Output Stage*

If a single output stage becomes enabled:

- Y0 will either be low or high (undefined).
- $\overline{Y0}$  will be the inverted signal of Y0.

With the first positive clock transition, the undivided output becomes the input clock state. If a divide mode is used, the divided output states are equal to the actual internal divider. The internal divider does not get a reset while enabling single output drivers.

**ISTRUMENTS** 

**EXAS** 



**Figure 13. Signal State After an Output Driver Becomes Enabled While IN = 0**



**Figure 14. Signal State After an Output Driver Becomes Enabled While IN = 1**



### <span id="page-14-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-14-1"></span>**9.1 Application Information**

#### <span id="page-14-2"></span>**9.1.1 LVPECL Receiver Input Termination**

The input of the CDCM1802 has high impedance and comes with a very large common mode voltage range. For optimized noise performance it is recommended to properly terminate the PCB trace (transmission line).

Additional termination techniques can be found in the following application notes: [SCAA062](http://www.ti.com/lit/pdf/SCAA062) and [SCAA059](http://www.ti.com/lit/pdf/SCAA059).



**Figure 15. Recommended AC-Coupling LVPECL Receiver Input Termination**

#### **Application Information (continued)**





#### **9.1.2 LVCMOS Receiver Input Termination**



- C<sub>CT</sub> − Capacitor keeps voltage at IN constant (for example, 10 nF)
- $R_{dc}$  Load and correct duty cycle (for example, 50 Ω)
- V<sub>BB</sub> − Bias voltage output

#### **Figure 17. Typical Application Setting for Single-Ended Input Signals Driving the CDCM1802**



#### <span id="page-16-0"></span>**9.2 Typical Application**

[Figure 18](#page-16-1) shows a fanout buffer application.



**Figure 18. Typical Application Schematic, CDCM1802**

#### <span id="page-16-1"></span>**9.2.1 Design Requirements**

The CDCM1802 shown in [Figure 18](#page-16-1) is configured to be able to select an 100-MHz LVPECL clock from the backplane. The signal can be fanned out to desired devices, as shown. The CDCM1802 offers internal dividers for both the LVCMOS and LVPECL output. In the example the LVCMOS output is divided by 4 and the LVPECL output is divided by 1.

- The PHY device receive a single ended 25-MHz signal. Optionally a series resistance can be placed close to the output to match transmission line impedance and reduce reflections.
- The ASIC is capable of DC coupling with a 3.3-V LVPECL driver such as the CDCM1802. This ASIC features internal termination so no additional components are needed.
- S0, S1, EN needs to be set accordingly to ensure the required divider setting.

#### **9.2.2 Detailed Design Procedure**

Refer to *[LVPECL Receiver Input Termination](#page-14-2)* for proper input terminations, dependent on single-ended or differential inputs.

Refer to [Figure 9](#page-8-1) and [Figure 10](#page-9-0) for output termination schemes depending on the receiver application.

Refer to [Table 1](#page-11-0) for setting the desired divider modes.

**9.2.3 Application Curve**

**Typical Application (continued)**

 $-20.00$ 

 $-30,00$ 

 $-40,00$  $-50,00$  $-60,00$  $-70,00$  $-80,00$  $-90,00$  $-100.0$ 

Phase Noise 10.00dB/ Ref -20.00dBc/Hz [Smo]





Input (Vectron C5310A1) = 83 fs, rms  $Output$  (LVPECL, divide 1) = 134 fs, rms

additive jitter  $= 105$  fs, rms (typ)

Carrier 124,988895 MHz

12 kHz -146.5551 dBc/Hz<br>20 MHz -156.4066 dBc/Hz

= Noise ===<br>Analysis Range X: Band Marker<br>Analysis Range Y: Band Marker<br>Intg Noise: -82.5930 dBc / 20 MHz<br>RMS Noise: 104.921 unad<br>6.01154 mdeg<br>RMS Jitter: 133.602 fsec<br>Residual FM: 1.11804 kHz

 $\frac{1}{2}$ ≽2):

Noise =

#### **Figure 19. Additive Jitter Performance**

5.9526 dBm

10M

556pts



#### <span id="page-18-0"></span>**10 Power Supply Recommendations**

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is very critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply terminals and laid out with short loops to minimize inductance. It is recommended to add as many high-frequency (for example,  $0.1-\mu F$ ) bypass capacitors as there are supply terminals in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. It is imperative to choose an appropriate ferrite bead with very low DC resistance to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.



[Figure 20](#page-18-4) illustrates this recommended power-supply decoupling method.

**Figure 20. Power-Supply Decoupling**

#### <span id="page-18-4"></span><span id="page-18-1"></span>**11 Layout**

#### <span id="page-18-2"></span>**11.1 Layout Guidelines**

TI recommends taking special care of the PCB design for good thermal flow from the VQFN 16-pin package to the PCB. The current consumption of the CDCM1802 is fixed. JEDEC JESD51−7 specifies thermal conductivity for standard PCB boards.

<span id="page-18-3"></span>To ensure sufficient thermal flow, it is recommended to design with four thermal vias in applications.

See the [SCBA017](http://www.ti.com/lit/pdf/SCBA017) and the [SLUA271](http://www.ti.com/lit/pdf/SLUA271) application notes for further package-related information.

**[CDCM1802](http://www.ti.com/product/cdcm1802?qgpn=cdcm1802)** SCAS759C –APRIL 2004–REVISED JULY 2017 **[www.ti.com](http://www.ti.com)**



#### <span id="page-19-0"></span>**11.2 Layout Example**



**Figure 21. Recommended Thermal Via Placement**



#### <span id="page-20-0"></span>**11.3 Thermal Considerations**



#### **Table 2. Package Thermal Resistance**



(1) It is recommended to provide four thermal vias to connect the thermal pad of the package effectively with the PCB and ensure a good heat sink.

#### **Example:**

Calculation of the junction-lead temperature with a 4-layer JEDEC test board using four thermal vias:

 $T_{Chassis} = 85^{\circ}$ C (temperature of the chassis)

 $P_{\text{effective}} = I_{\text{max}} \times V_{\text{max}} = 85 \text{ mA} \times 3.6 \text{ V} = 306 \text{ mW}$  (max power consumption inside the package)  $\Delta T_{\text{Junction}} = R_{\theta \text{JA}} \times P_{\text{effective}} = 40.8 \text{°C/W} \times 306 \text{ mW} = 12.48 \text{°C}$ 

 $T_{\text{Junction}} = \Delta T_{\text{Junction}} + T_{\text{Chassis}} = 12.48^{\circ}\text{C} + 85^{\circ}\text{C} = 97.48^{\circ}\text{C}$  (the maximum junction temperature of  $T_{\text{die-max}} = 125^{\circ}C$  is not violated)



#### <span id="page-21-0"></span>**12 Device and Documentation Support**

#### <span id="page-21-1"></span>**12.1 Device Support**

#### **12.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### <span id="page-21-2"></span>**12.2 Documentation Support**

#### **12.2.1 Related Documentation**

[SCAA062:](http://www.ti.com/lit/an/scaa062/scaa062.pdf) *DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML*

[SCAA059:](http://www.ti.com/lit/an/scaa059c/scaa059c.pdf) *AC-Coupling Between Differential LVPECL, LVDC, HSTL, and CML*

[SCBA017:](http://www.ti.com/lit/an/scba017d/scba017d.pdf) *Quad Flatpack No-Lead Logic Packages*

[SLUA271:](http://www.ti.com/lit/an/slua271a/slua271a.pdf) *QFN/SON PCB Attachment*

#### <span id="page-21-3"></span>**12.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### <span id="page-21-4"></span>**12.4 Trademarks**

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### <span id="page-21-5"></span>**12.5 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### <span id="page-21-6"></span>**12.6 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

#### <span id="page-21-7"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

# **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

### **TAPE AND REEL INFORMATION**





### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 1-Sep-2021

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **VQFN - 1 mm max height**<br>PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.<br>Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

# **RGT0016A VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220



# **EXAMPLE BOARD LAYOUT**

# **RGT0016A VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RGT0016A VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated