

# **AUTOMOTIVE GRADE**


# AUIRF3805S-7P AUIRF3805L-7P

### **Features**

- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- · Fast Switching
- Repetitive Avalanche Allowed up to Timax
- · Lead-Free, RoHS Compliant
- Automotive Qualified \*

### **Description**

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and wide variety of other applications.



V <sub>DSS</sub>		55V
R <sub>DS(on)</sub>	typ.	2.0m $Ω$
	max.	2.6mΩ ⑦
I <sub>D</sub>		240A





G	D	S
Gate	Drain	Source

Page Part Number   Dackage Type		Standar	Complete Dort Number	
Base Part Number	Package Type	Form	Quantity	Complete Part Number
AUIRF3805L-7P	TO-263-7PIN	Tube	50	AUIRF3805L-7P
AUIRF3805S-7P	D <sup>2</sup> Pak-7PIN	Tube	50	AUIRF3805S-7P
AUIRF30055-7P	D Fak-/PIN	Tape and Reel Left	800	AUIRF3805S-7TRL

# **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	240		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	170	1	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	160	A	
I <sub>DM</sub>	Pulsed Drain Current ①	1000		
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	300	W	
	Linear Derating Factor	2.0	W/°C	
$V_{GS}$	Gate-to-Source Voltage		V	
E <sub>AS</sub>			mJ	
E <sub>AS (tested)</sub>	Single Pulse Avalanche Energy Tested Value ②	680		
I <sub>AR</sub>	Avalanche Current ①	See Fig.12a,12b,15,16	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy ①		mJ	
dv/dt	Peak Diode Recovery ③	2.3	V/ns	
TJ	Operating Junction and	-55 to + 175		
$T_{STG}$				
	Soldering Temperature, for 10 seconds (1.6mm from case)	300		

# Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ©		0.50	
R <sub>0CS</sub> Case-to-Sink, Flat, Greased Surface		0.50		°C/W
R <sub>eJA</sub> Junction-to-Ambient			62	C/VV
$R_{ heta JA}$	Junction-to-Ambient (PCB Mount, steady state) ©		40	

HEXFET® is a registered trademark of Infineon.

<sup>\*</sup>Qualification standards can be found at www.infineon.com



# Static Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	55			>	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.05		V/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
R <sub>DS(on)</sub> SMD	Static Drain-to-Source On-Resistance		2.0	2.6	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 140A ③
	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Transconductance	110			S	$V_{DS} = 25V, I_{D} = 140A$
	Drain to Course Lookens Current			20		$V_{DS} = 55V, V_{GS} = 0V$
IDSS	Drain-to-Source Leakage Current			250	μA	$V_{DS} = 55V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			200	A	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-200	nA	V <sub>GS</sub> = -20V

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$Q_{q}$	Total Gate Charge		130	200		I <sub>D</sub> = 140A
$Q_{gs}$	Gate-to-Source Charge		53		nC	$V_{DS} = 44V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		49			V <sub>GS</sub> = 10V ③
t <sub>d(on)</sub>	Turn-On Delay Time		23			V <sub>DD</sub> = 28V
t <sub>r</sub>	Rise Time		130			I <sub>D</sub> = 140A
$t_{d(off)}$	Turn-Off Delay Time		80		ns	$R_G = 2.4\Omega$
t <sub>f</sub>	Fall Time		52			V <sub>GS</sub> = 10V ③
1 -	Internal Drain Inductance		4.5			Between lead,
L <sub>D</sub>	internal Brain industance		7.0		nH	6mm (0.25in.)
	Internal Source Inductance		7.5		''''	from package
L <sub>S</sub>	internal oddree madetanee		7.5			and center of die contact
$C_{iss}$	Input Capacitance		7820			$V_{GS} = 0V$
Coss	Output Capacitance		1260			V <sub>DS</sub> = 25V
$C_{rss}$	Reverse Transfer Capacitance		610		pF	f = 1.0  MHz,  See Fig. 5
Coss	Output Capacitance		4310			$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
Coss	Output Capacitance		980			$V_{GS} = 0V, V_{DS} = 44V, f = 1.0MHz$
C <sub>oss</sub> eff.	Effective Output Capacitance ④		1540			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 44V

# **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
	Continuous Source Current			240		MOSFET symbol
I <sub>S</sub>	(Body Diode)			240	_	showing the
	Pulsed Source Current			1000	Α	integral reverse
I <sub>SM</sub>	(Body Diode) ②			1000		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$ , $I_S = 140A$ , $V_{GS} = 0V$ ③
t <sub>rr</sub>	Reverse Recovery Time		45	68	ns	$T_J = 25$ °C, $I_F = 140$ A, $V_{DD} = 28$ V
$Q_{rr}$	Reverse Recovery Charge		35	53	nC	di/dt = 100A/µs ③
t <sub>on</sub>	Forward Turn-On Time	Intrin	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② This value determined from sample failure population starting  $T_J = 25$ °C, L=0.043mH,  $R_G = 25\Omega$ ,  $I_{AS} = 140A$ ,  $V_{GS} = 10V$ .
- Coss eff. is a fixed capacitance that gives the same charging time as Coss while  $V_{\text{DS}}$  is rising from  $\,$  0 to 80% V<sub>DSS</sub>.
- ⑤ This is applied to D<sup>2</sup>Pak, when mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ©  $R_{\theta}$  is measured at  $T_{J}$  of approximately 90°C.
- Solder mounted on IMS substrate.
- Limited by  $T_{Jmax}$  starting  $T_J = 25$ °C, L=0.043mH,  $R_{\text{G}}$  = 25  $\!\Omega,\,I_{\text{AS}}$  = 140A,V  $_{\text{GS}}$  =10V.Part not recommended for use above this value.

2017-10-09






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig. 2 Typical Output Characteristics






Fig. 4 Typical Forward Transconductance vs. Drain Current





**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage






Fig 8. Maximum Safe Operating Area





**Fig 9.** Maximum Drain Current vs. Case Temperature



**Fig 10.** Normalized On-Resistance vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy




Fig 14. Threshold Voltage vs. Temperature







Fig 15. Typical Avalanche Current vs. Pulse width



**Fig 16.** Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>jmax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. lav = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 11)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{th JC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit






Fig 18b. Switching Time Waveforms




# D<sup>2</sup>Pak - 7 Pin Package Outline

Dimensions are shown in millimeters (inches)








S Y M			N			
B 0	MILLIM	ETERS	INC	HES	NOTES	
L	MIN.	MAX.	MIN.	MAX.	S	
Α	4.06	4.83	.160	.190		
A1	_	0.254	_	.010		
ь	0.51	0.99	.020	.036		
ь1	0.51	0.89	.020	.032	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	_	.270		4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	_	.245		4	
е	1.27	BSC	.050	BSC		
Н	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
∟1	_	1.68	_	.066	4	
L2	_	1.78	_	.070		
L3	0.25	BSC	.010	.010 BSC		
L4	4.78	5.28	.188	.208		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND 61 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.


D<sup>2</sup>Pak - 7 Pin Part Marking Information





# TO-263CA - 7 Pin Long Leads Package Outline

Dimensions are shown in millimeters (inches)





1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].


O.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.


5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

6. CONTROLLING DIMENSION: INCH.

7.- OUTLINE CONFORM TO JEDEC TO-263 CA



VIEW A-A



S Y M		N				
B O	MILLIM	ILLIMETERS INCHES				
L	MIN.	MAX.	MIN.	MAX.	N O T E S	
Α	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.91	.020	.036		
ь1	0.51	0.81	.020	.032	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.51	9.65	.335	.380	3	
D1	6.86	-	.270	_	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	_	.245		4	
е	1.27	BSC	.050	BSC		
L	13.46	14.10	.530	.555		
L1	-	1.65	_	.065	4	
L2	-	6.35	-	.250		

LEAD ASSIGNMENTS

#### <u>HEXFET</u>

1.- GATE

2.- SOURCE


3.- SOURCE

4.- DRAIN 5.- SOURCE

6.- SOURCE

7.- SOURCE

**TO-263CA - 7 Pin Part Marking Information** 







# D2Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
  - 1.1 REEL SIZE 13 INCH DIAMETER.
  - 1.2 EACH REEL CONTAINING 800 DEVICES.
  - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
  - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
  - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
  - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS.
    REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS.
    HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.



- 2. LABELLING (REEL AND SHIPPING BAG).
  - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
  - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
  - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
  - 2.4 QUANTITY:
  - 2.5 VENDOR CODE: IR
  - 2.6 LOT CODE:
  - 2.7 DATE CODE:





### **Qualification Information**

			Automotive				
			(per AEC-Q101)				
Qualification Level  Comments: This part number(s) passed Automotive qualification. IF trial and Consumer qualification level is granted by extension of the Automotive level.			mer qualification level is granted by extension of the higher				
		D <sup>2</sup> PAK 7 Pin MSL1, 260°C					
	Machine Model	Class M4(+/-425V) <sup>†</sup>					
		(Per AEC-Q101-002)					
FOD	Human Body Model		Class H3A(+/-4000V) <sup>†</sup>				
ESD			(per AEC-Q101-001)				
Charged Device Model			Class C5 (+/-1000V) <sup>†</sup>				
		(per AEC-Q101-005)					
RoHS Compliant			Yes				

† Highest passing voltage.

**Revision History** 

Date	Comments			
09/02/2015	<ul><li>Updated data sheet with corporate template.</li><li>Corrected ordering table on page1.</li></ul>			
09/30/2015	<ul><li>Updated "Infineon" logo all pages.</li><li>Updated disclaimer on last page</li></ul>			
10/09/2017	Corrected typo error on part marking on page 9,10.			

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

# **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="https://www.infineon.com">www.infineon.com</a>).

### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.