

N-channel TrenchMOS standard level FET Rev. 02 — 19 November 2009

Product data sheet

Product profile 1.

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Suitable for high frequency applications due to fast switching characteristics

1.3 Applications

DC-to-DC convertors

Switched-mode power supplies

1.4 Quick reference data

Table 1.	Quick reference					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	105	V
I _D	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see <u>Figure 1</u> and <u>3</u>	-	-	47	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	150	W
Dynamic	characteristics					
Q _{GD}	gate-drain charge		-	23.2	-	nC
Static ch	aracteristics					
R _{DSon}	drain-source on-state resistance	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10 \text{ V}; \text{ I}_{D} = 25 \text{ A}; \\ T_{j} = 25 \ ^{\circ}\text{C}; \\ \text{see } \underline{\text{Figure 9}} \text{ and } \underline{10} \end{array}$	-	19	25	mΩ



2. Pinning information

Table 2.	Pinning	information					
Pin	Symbol	Description	Simplified outline	Graphic symbol			
1	G	gate		-			
2	D	drain					
3	S	source					
mb	D	mounting base; connected to drain		mbb076 S			

SOT78 (TO-220AB)

3. Ordering information

Table 3.Ordering information

Type number	Package		
	Name	Description	Version
PHP45NQ11T	TO-220AB	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78

4. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	105	V
V _{DGR}	drain-gate voltage	$T_j \le 175 \text{ °C}; T_j \ge 25 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$	-	105	V
V _{GS}	gate-source voltage		-20	20	V
I _D	drain current	V _{GS} = 10 V; T _{mb} = 100 °C; see <u>Figure 1</u>	-	33	А
		$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{2} \text{ and } \frac{3}{2}$	-	47	А
I _{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$; see Figure 3	-	188	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	150	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-dr	ain diode				
I _S	source current	T _{mb} = 25 °C	-	47	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	188	А
Avalanche	ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$ \begin{aligned} V_{GS} &= 10 \text{ V}; T_{j(init)} = 25 ^{\circ}\text{C}; \text{I}_\text{D} = 18 \text{ A}; \text{V}_{sup} \leq 100 \text{ V}; \\ \text{R}_{GS} &= 50 \Omega; \text{t}_p = 120 \mu\text{s}; \text{ unclamped} \end{aligned} $	-	160	mJ






Fig 1. Normalized continuous drain current as a function of mounting base temperature




N-channel TrenchMOS standard level FET



5. Thermal characteristics

Table 5.Thermal characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th(j-mb)}}$	thermal resistance from junction to mounting base	see Figure 4	-	-	1	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	vertical in still air	-	60	-	K/W




6. Characteristics

Characteristics					
Parameter	Conditions	Min	Тур	Max	Unit
aracteristics					
drain-source	$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^\circ\text{C}$	95	-	-	V
breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ C$	105	-	-	V
gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$ see Figure 8	1	-	-	V
	I _D = 1 mA; V _{DS} = V _{GS} ; T _j = -55 °C; see <u>Figure 8</u>	-	-	4.4	V
	$\label{eq:ID} \begin{array}{l} I_D = 1 \mbox{ mA; } V_{DS} = V_{GS}; T_j = 25 \mbox{ °C}; \\ see Figure \mbox{ 8} \end{array}$	2	3	4	V
drain leakage current	V_{DS} = 100 V; V_{GS} = 0 V; T_j = 25 °C	-	-	10	μA
	V_{DS} = 100 V; V_{GS} = 0 V; T_j = 175 °C	-	-	500	μA
gate leakage current	V_{GS} = 10 V; V_{DS} = 0 V; T_j = 25 °C	-	0.02	100	nA
	$V_{GS} = -10 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	100	nA
drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 175 °C; see <u>Figure 9</u> and <u>10</u>	-	51.3	68	mΩ
	V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 9</u> and <u>10</u>	-	19	25	mΩ
characteristics					
total gate charge	$I_D = 45 \text{ A}; V_{DS} = 80 \text{ V}; V_{GS} = 10 \text{ V};$	-	60	-	nC
gate-source charge	T _j = 25 °C; see <u>Figure 11</u>	-	11.2	-	nC
gate-drain charge		-	23.2	-	nC
input capacitance	$V_{DS} = 25 V; V_{GS} = 0 V; f = 1 MHz;$	-	2930	-	pF
output capacitance	$T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{\text{Figure } 12}$	-	245	-	pF
reverse transfer capacitance		-	160	-	pF
turn-on delay time	$V_{DS} = 50 \ V; \ R_L = 1.8 \ \Omega; \ V_{GS} = 10 \ V;$	-	11.5	-	ns
rise time	$R_{G(ext)} = 5.6 \ \Omega; T_j = 25 \ ^{\circ}C$	-	40	-	ns
turn-off delay time		-	40	-	ns
fall time		-	45	-	ns
rain diode					
source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C};$ see Figure 13	-	0.87	1.2	V
reverse recovery time	$I_S = 20 \text{ A}; \text{d} I_S/\text{d} t = -100 \text{A}/\mu\text{s}; \text{V}_{GS} = 0 \text{V}; \label{eq:IS}$	-	82	-	ns
recovered charge	V _{DS} = 30 V; T _j = 25 °C	-	117	-	nC
	Parameter aracteristics drain-source breakdown voltage gate-source threshold voltage drain leakage current drain leakage current gate leakage current drain-source on-state resistance total gate charge gate-source charge gate-source charge gate-drain charge input capacitance output capacitance reverse transfer capacitance turn-on delay time rise time turn-off delay time fall time source-drain voltage reverse recovery time	$\begin{array}{ c c c c } \hline \textbf{Parameter} & \textbf{Conditions} \\ \hline \textbf{aracteristics} \\ \hline \textbf{drain-source} \\ breakdown voltage \\ \hline \textbf{gate-source threshold} \\ voltage \\ \hline \textbf{voltage} \\ \hline \textbf{gate-source threshold} \\ voltage \\ \hline \textbf{h}_{D} = 1 \text{ mA; } V_{DS} = V_{GS}; T_{J} = 175 \ ^{\circ}\text{C}; \\ \textbf{see Figure 8} \\ \hline \textbf{h}_{D} = 1 \text{ mA; } V_{DS} = V_{GS}; T_{J} = 25 \ ^{\circ}\text{C}; \\ \textbf{see Figure 8} \\ \hline \textbf{h}_{D} = 1 \text{ mA; } V_{DS} = V_{GS}; T_{J} = 25 \ ^{\circ}\text{C}; \\ \textbf{see Figure 8} \\ \hline \textbf{h}_{D} = 1 \text{ mA; } V_{DS} = V_{GS}; T_{J} = 25 \ ^{\circ}\text{C}; \\ \textbf{see Figure 8} \\ \hline \textbf{drain leakage current} \\ \hline \textbf{V}_{DS} = 100 \ ^{\circ}\text{V}, V_{GS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{V}_{DS} = 100 \ ^{\circ}\text{V}, V_{DS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{V}_{GS} = -10 \ ^{\circ}\text{V}; V_{DS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{V}_{GS} = -10 \ ^{\circ}\text{V}; V_{DS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{V}_{GS} = -10 \ ^{\circ}\text{V}; V_{DS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{V}_{GS} = 10 \ ^{\circ}\text{V}; V_{DS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{V}_{GS} = 10 \ ^{\circ}\text{V}; V_{DS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{v}_{GS} = 10 \ ^{\circ}\text{V}; I_{D} = 25 \ ^{\circ}\text{A}; T_{J} = 175 \ ^{\circ}\text{C}; \\ \textbf{see Figure 9} \ \textbf{and } 10 \\ \hline \textbf{V}_{GS} = 10 \ ^{\circ}\text{V}; I_{D} = 25 \ ^{\circ}\text{A}; T_{J} = 25 \ ^{\circ}\text{C} \\ \hline \textbf{see Figure 9} \ \textbf{and } 10 \\ \hline \textbf{V}_{GS} = 10 \ ^{\circ}\text{V}; I_{D} = 25 \ ^{\circ}\text{A}; T_{J} = 25 \ ^{\circ}\text{C}; \\ \textbf{see Figure 9} \ \textbf{and } 10 \\ \hline \textbf{V}_{GS} = 10 \ ^{\circ}\text{V}; I_{D} = 25 \ ^{\circ}\text{C}; \\ \textbf{see Figure 11} \\ \hline \textbf{gate-drain charge} \\ \hline \textbf{input capacitance} \\ \hline \textbf{V}_{DS} = 25 \ ^{\circ}\text{V}; \text{N}_{S} = 0 \ ^{\circ}\text{V}; f = 1 \ ^{\circ}\text{MHz}; \\ \hline \textbf{output capacitance} \\ \hline \textbf{turn-on delay time} \\ \hline \textbf{fall time} \\ \hline \textbf{rain chode} \\ \hline \textbf{source-drain voltage} \\ \hline \textbf{I}_{S} = 25 \ ^{\circ}\text{A}; V_{GS} = 0 \ ^{\circ}\text{V}; T_{J} = 25 \ ^{\circ}\text{C}; \\ \textbf{see Figure 13} \\ \hline \textbf{reverse recovery time} \\ \hline \textbf{I}_{S} = 20 \ ^{\circ}\text{A}; \ \textbf{I}_{S} = 0 \ ^{\circ}\text{V}; \\ \textbf{M}_{S} = 0 \ ^{\circ}\text{V}; \\ \textbf{M}_{S} = 0 \ ^{\circ}\text{V}; \\ \textbf{N}_{S} = 0 \ ^{\circ}\text{V}; \\ \textbf{M}_{S} = 0 \ ^{\circ}\text{V}; \\ \textbf{M}_{S} = 0$	$\begin{array}{ c c c c } \hline Parameter & Conditions & Min \\ \hline \begin{tabular}{ c c c } \hline Parameter & I_{D} = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_{j} = .55 \ ^{\circ}C & 95 \\ \hline I_{D} = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & 105 \\ \hline I_{D} = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & 105 \\ \hline I_{D} = 1 \ m A; \ V_{DS} = V_{GS}; \ T_{j} = 175 \ ^{\circ}C; & . \\ \hline I_{D} = 1 \ m A; \ V_{DS} = V_{GS}; \ T_{j} = 175 \ ^{\circ}C; & . \\ \hline I_{D} = 1 \ m A; \ V_{DS} = V_{GS}; \ T_{j} = 25 \ ^{\circ}C; & . \\ \hline I_{D} = 1 \ m A; \ V_{DS} = V_{GS}; \ T_{j} = 25 \ ^{\circ}C; & . \\ \hline I_{D} = 1 \ m A; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{DS} = 100 \ V; \ V_{GS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{DS} = 100 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{DS} = 100 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{GS} = -10 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{GS} = -10 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{GS} = -10 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{GS} = -10 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{GS} = -10 \ V; \ V_{DS} = 0 \ V; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline V_{GS} = 10 \ V; \ I_{D} = 25 \ A; \ T_{j} = 25 \ ^{\circ}C & . \\ \hline Particular \ Particu$	$\begin{tabular}{ c c c c } \hline Parameter & Conditions & Min & Typ \\ \hline \begin{tabular}{ c c c c } \hline Parameter & I_{D} = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_{J} = .55 \ ^{\circ}\text{C} & 95 & - \\ \hline \ I_{D} = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_{J} = 25 \ ^{\circ}\text{C} & 105 & - \\ \hline \ I_{D} = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_{J} = 25 \ ^{\circ}\text{C} & 105 & - \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{ c c c c c } \hline Parameter & Conditions & Min & Typ & Max \\ \hline \mbox{aracteristics} \\ \hline \mbox{drain-source} & I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = .55 \ ^{\circ}C & 95 & . & . \\ I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C & 105 & . & . \\ I_D = 1 \ mA; \ V_{DS} = V_{QS}; \ T_j = 175 \ ^{\circ}C; & 1 & . & . \\ \hline \mbox{see Figure 8} & I_D = 1 \ mA; \ V_{DS} = V_{QS}; \ T_j = .55 \ ^{\circ}C; & . & . & . & 4.4 \\ \hline \mbox{see Figure 8} & I_D = 1 \ mA; \ V_{DS} = V_{QS}; \ T_j = .25 \ ^{\circ}C; & . & . & . & 4.4 \\ \hline \mbox{see Figure 8} & I_D = 1 \ mA; \ V_{DS} = V_{QS}; \ T_j = 25 \ ^{\circ}C; & . & . & . & . & . & . & . \\ \hline \mbox{lage} & V_{DS} = 100 \ V; \ V_{DS} = 0 \ V; \ T_j = 25 \ ^{\circ}C & . & . & . & . & . & . & . & . & . & $

N-channel TrenchMOS standard level FET




N-channel TrenchMOS standard level FET



Nexperia

PHP45NQ11T N-channel TrenchMOS standard level FET



7. Package outline




Fig 14. Package outline SOT78 (TO-220AB)

8. Revision history

Table 7. Revision h	nistory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PHP45NQ11T_2	20091119	Product data sheet	-	PHP45NQ11T_1
Modifications:	guidelines	of this data sheet has be of NXP Semiconductors.	. .	
	 Legal texts 	have been adapted to the	ie new company name v	vhere appropriate.
PHP45NQ11T_1	20040331	Product specification	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

9.2 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

10. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

N-channel TrenchMOS standard level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values
5	Thermal characteristics4
6	Characteristics5
7	Package outline9
8	Revision history10
9	Legal information
9.1	Data sheet status11
9.2	Definitions
9.3	Disclaimers 11
9.4	Trademarks11
10	Contact information11