

TLE9185QXV33

BLDC Driver



1 Overview

Features

- Low-drop voltage regulator 3.3 V, 250 mA for main supply
- Three half-bridge gate drivers for external N-channel MOSFETs
- Adaptive MOSFET gate control:
 - Regulation of the MOSFET switching time
 - Reduced switching losses in PWM mode
 - High efficient constant gate charge
- Control of reverse battery protection MOSFET
- One low-side capable current sense amplifier (CSA) with configurable gain for protection and diagnosis
- Configurable wake-up sources
- Six PWM inputs
 - High-side and low-side PWM capable
 - Active free-wheeling
 - Up to 25 kHz PWM frequency
- 32 bit serial peripheral interface (SPI) with cyclic redundancy check (CRC)
- Very low quiescent current consumption in Stop Mode and Sleep Mode
- Periodic cyclic wake in Normal Mode, Stop Mode and Sleep Mode
- Reset and interrupt output
- Drain-source monitoring and open-load detection
- Configurable time-out and window watchdog
- Overtemperature and short circuit protection features
- Leadless power package with support of optical lead tip inspection
- Green Product (RoHS compliant)



Overview



Potential applications

- Auxiliary pumps (fuel, water, etc.)
- Blower motor
- Engine cooling fan
- Sunroof module
- Transfer case

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

Description

The TLE9185QXV33 is a multifunctional IC with integrated power supply, multiple half-bridges and support features in an exposed pad PG-VQFN-48 power package. The device is designed for various motor control automotive applications.

To support these applications, the BLDC Driver provides the main functions, such as a 3.3 V low-dropout voltage regulator, three half-bridges for BDLC motor control, one current sense amplifier and one 32 bit serial peripheral interface (SPI).

The device includes diagnostic and supervision features, such as drain-source monitoring and open-load detection, short circuit protection, configurable time-out and window watchdog, as well as overtemperature protection.

The device is intended to operate with 3.3 V microcontroller.

Туре	Package	Marking
TLE9185QXV33	PG-VQFN-48	TLE9185QX



Table of Contents

1	Overview	, 1
2	Block Diagram	. 7
3	Pin Configuration	. 8
3.1	Pin Assignment	. 8
3.2	Pin Definitions and Functions	
3.3	Hints for not functional pins	10
4	General Product Characteristics	11
4.1	Absolute Maximum Ratings	11
4.2	Functional Range	12
4.3	Thermal Resistance	13
4.4	Current Consumption	13
5	System Features	16
5.1	Short State Machine Description	16
5.2	Device Configuration	17
5.3	Block Description of State Machine	19
5.4	State Machine Modes Description	20
5.4.1	Init Mode	20
5.4.2	Normal Mode	20
5.4.3	Stop Mode	21
5.4.4	Sleep Mode	22
5.4.5	Restart Mode	22
5.4.6	Fail-Safe Mode	23
5.4.7	Software Development Mode	24
5.5	Transition Between States	
5.5.1	Transition into Init Mode	24
5.5.2	Init Mode -> Normal Mode	
5.5.3	Normal Mode -> Stop Mode	
5.5.4	Normal Mode -> Sleep Mode	
5.5.5	Stop Mode -> Normal Mode	
5.5.6	Sleep Mode -> Restart Mode	27
5.5.7	Restart Mode -> Normal Mode	
5.5.8	Fail-Safe Mode -> Restart Mode	
5.6	Reaction on Detected Faults	
5.6.1	Stay in Current State	
5.6.2	Transition into Restart Mode	
5.6.3	Transition into Fail-Safe Mode	
5.7	Wake Features	
5.7.1	Cyclic Wake	
5.7.2	Internal Timers	
5.8	VS Supply Multiplexing	
6	Voltage Regulator 1	
6.1	Block Description	
6.2	Functional Description	
6.3	Electrical Characteristics	34



7 7.1 7.2 7.2.1 7.2.2 7.3	High-Voltage Wake InputBlock DescriptionHigh-Voltage Wake FunctionFunctional DescriptionWake Input ConfigurationElectrical Characteristics	35 36 36 36
8	Interrupt Function	
8.1	Block and Functional Description	39
8.2	Electrical Characteristics	42
9	Gate Drivers	43
9.1	MOSFET control	
9.2	Static activation	44
9.2.1	Static activation of a high-side MOSFET	
9.2.2	Static activation of a low-side MOSFET	
9.2.3	Turn-off of the high-side and low-side MOSFETs of a half-bridge	
9.3	PWM operation	
9.3.1	Determination of the active and freewheeling MOSFET	
9.3.2	Configurations in PWM mode	
9.3.3	PWM operation with 3 PWM inputs	
9.3.3.1	Control signals with active free-wheeling (AFWx = 1)	
9.3.3.2	Control signals with passive free-wheeling (AFWx = 0)	
9.3.3.3	Time modulation of pre-charge and pre-discharge times	
9.3.3.4	Operation at high and low duty cycles	
9.3.3.5	Measurements of the switching times	
9.3.4	PWM operation with 6 PWM inputs	
9.3.5	Status bits for regulation of turn-on and turn-off delay times	
9.3.6	Gate driver current	
9.4	Passive discharge	
9.5	Slam mode	
9.6	Parking braking mode	
9.7 9.8	Charge pump Frequency modulation	
9.8 9.9	Electrical characteristics gate driver	
10	Supervision Functions	
10.1	Reset Function	
10.1.1	Reset Output Description	
10.1.2	Soft Reset Description	
10.2	Watchdog Function	
10.2.1	Time-Out Watchdog	
10.2.2	Window Watchdog	
10.2.3	Watchdog Setting Check Sum	
10.2.4	Watchdog during Stop Mode	
10.3	VSINT Power On Reset	
10.4	VSINT Under- and Overvoltage	
10.4.1	VSINT Undervoltage	
10.4.2	VSINT Overvoltage	97



10.5	VS Under- and Overvoltage	. 98
10.5.1	VS Undervoltage	. 98
10.5.2	VS Overvoltage	. 98
10.6	VCC1 Over-/ Undervoltage and Undervoltage Prewarning	. 99
10.6.1	VCC1 Undervoltage and Undervoltage Prewarning	. 99
10.6.2	VCC1 Overvoltage	100
10.7	VCC1 Short Circuit Diagnostics	100
10.8	Thermal Protection	101
10.8.1	Individual Thermal Shutdown	101
10.8.2	Temperature Prewarning	101
10.8.3	Thermal Shutdown	101
10.9	Bridge driver	102
10.9.1	Bridge driver supervision with activated charge pump	102
10.9.1.1	Drain-source voltage monitoring	
10.9.1.2	Cross-current protection and drain-source overvoltage blank time	103
10.9.1.3	OFF-state diagnostic	104
10.9.1.4	Charge pump undervoltage	105
10.9.1.5	Switching parameters of MOSFETs in PWM mode	
10.9.2	Low-side drain-source voltage monitoring during braking	
10.9.3	VS or VSINT Overvoltage braking	
10.10	Current sense amplifier	
10.10.1	Unidirectional and bidirectional operation	
10.10.2	Gain configuration	
10.10.3	Overcurrent Detection	
10.10.4		109
10.10.4 10.11	CSO output capacitor	
10.11	CSO output capacitor	110
10.11 11	CSO output capacitor	110 118
10.11 11 11.1	CSO output capacitor	110 118 118
10.11 11 11.1 11.2	CSO output capacitor	110 118 118 119
10.11 11 11.1 11.2 11.3	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming	110 118 118 119 121
10.11 11 11.1 11.2 11.3 11.3.1	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC	110 118 118 119 121 122
10.11 11 11.1 11.2 11.3 11.3.1 11.4	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping	110 118 118 119 121 122 124
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking	110 118 118 119 121 122 124 125
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers	110 118 119 121 122 124 125 127
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers	110 118 118 119 121 122 124 125 127 129
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2	CSO output capacitor . Electrical Characteristics . Serial Peripheral Interface . SPI Block Description . Failure Signalization in the SPI Data Output . SPI Programming . CRC . SPI Bit Mapping . Register Banking . SPI control registers . Device Control Registers . Control registers bridge driver .	110 118 118 121 122 124 125 127 129 141
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers	110 118 119 121 122 124 125 127 129 141 162
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6 11.6.1	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers	110 118 119 121 122 124 125 127 129 141 162 163
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6 11.6.1 11.6.2	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers SPI status registers bridge driver	110 118 119 121 122 124 125 127 129 141 162 163 170
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6 11.6.1 11.6.2 11.6.3	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC . SPI Bit Mapping Register Banking . SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers Status registers bridge driver Status registers bridge driver Family and product information register	110 118 119 121 122 124 125 127 129 141 162 163 170 182
10.11 11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6 11.6.1 11.6.2	CSO output capacitor Electrical Characteristics . Serial Peripheral Interface . SPI Block Description . Failure Signalization in the SPI Data Output . SPI Programming CRC . SPI Bit Mapping . Register Banking . SPI control registers . Device Control Registers . Control registers bridge driver . SPI status information registers . Device Status Registers . Status registers bridge driver . Status registers bridge driver . Status registers bridge driver . Status registers bridge driver . Electrical Characteristics .	110 118 119 121 122 124 125 127 129 141 162 163 170 182 183
10.11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5.1 11.5.1 11.5.2 11.6.1 11.6.2 11.6.3 11.7 12	CSO output capacitor . Electrical Characteristics . Serial Peripheral Interface . SPI Block Description . Failure Signalization in the SPI Data Output . SPI Programming . CRC . SPI Bit Mapping . Register Banking . SPI control registers . Device Control Registers . Control registers bridge driver . SPI status information registers . Device Status Registers . Status registers bridge driver . Family and product information register . Electrical Characteristics .	110 118 119 121 122 124 125 127 129 141 162 163 170 182 183 185
10.11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5.1 11.5.2 11.6.1 11.6.2 11.6.3 11.7 12 12.1	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers Status registers bridge driver Status registers bridge driver Family and product information register Electrical Characteristics Application Information Application Diagrams	110 118 119 121 122 124 125 127 129 141 162 163 170 182 183 185
10.11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6 11.6.1 11.6.2 11.6.3 11.7 12.1 12.2	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers Status registers bridge driver Family and product information register Electrical Characteristics Application Information Application Diagrams ESD Tests	1110 118 119 121 122 124 125 127 129 141 162 163 170 182 183 185 185 185
10.11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5.1 11.5.2 11.6.1 11.6.2 11.6.3 11.7 12 12.1 12.2 12.2.1	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers Status registers bridge driver Status registers bridge driver Family and product information register Electrical Characteristics Application Information Application Diagrams ESD Tests ESD according to IEC61000-4-2	1110 118 119 121 122 124 125 127 129 141 162 163 170 182 183 185 185 188 188
10.11 11.1 11.2 11.3 11.3.1 11.4 11.4.1 11.5 11.5.1 11.5.2 11.6 11.6.1 11.6.2 11.6.3 11.7 12.1 12.2	CSO output capacitor Electrical Characteristics Serial Peripheral Interface SPI Block Description Failure Signalization in the SPI Data Output Failure Signalization in the SPI Data Output SPI Programming CRC SPI Bit Mapping Register Banking SPI control registers Device Control Registers Control registers bridge driver SPI status information registers Device Status Registers Status registers bridge driver Family and product information register Electrical Characteristics Application Information Application Diagrams ESD Tests	1110 118 119 121 122 124 125 127 129 141 162 163 170 182 183 185 185 188 188 188 189




13	Package Outlines	190
14	Revision History	191



Block Diagram





Pin Configuration



3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	VCC1	Voltage reference for CSA, SPI and PWM inputs. Output voltage 1
2	RSTN	Reset Output. Active LOW, internally passive pull-up with open-drain output
3	INTN/TEST	Interrupt Output. Active LOW output, push-pull structure TEST. Connect to GND (via pull-down) to activate Software Development Mode
4	SDO	SPI Data Output to Microcontroller (=MISO). Push-pull structure
5	SDI	SPI Data Input from Microcontroller (=MOSI). Internal pull-down
6	GND	Ground. Analog/digital ground
7	CSAP	Not Inverting input of Current Sense Amplifier.



Pin Configuration

Pin	Symbol	Function
8	CSAN	Inverting input of Current Sense Amplifier.
9	CSO	Current Sense Amplifier Output.
10	CLK	SPI Clock Input. Internal passive pull-down
11	N.U.	Not used.
12	N.U.	Not used.
13	N.U.	Not used.
14	N.U.	Not used.
15	N.U.	Not used.
16	GND	Ground
17	N.U.	Not used.
18	CSN	SPI Chip Select Not input. Internal passive pull-up
19	SL	Source Low Side.
20	GL2	Gate Low Side 2.
21	GL1	Gate Low Side 1.
22	PWM2	PWM input 2. Internal passive pull-up
23	GH2	Gate High Side 2.
24	SH2	Source High Side 2.
25	SH1	Source High Side 1.
26	GH1	Gate High Side 1.
27	PWM1/CRC	PWM input 1. Internal passive pull-down
		CRC. Connect to GND (via pull-down) to activate CRC functionality
28	CPC2N	Negative connection to Charge Pump Capacitor 2.
29	CPC2P	Positive connection to Charge Pump Capacitor 2.
30	CPC1P	Positive connection to Charge Pump Capacitor 1.
31	CPC1N	Negative connection to Charge Pump Capacitor 1.
32	VS	Supply voltage for Bridge Drivers and Charge pump. Connected to the
		battery voltage after reverse protection.
33	СР	Charge Pump output voltage.
34	PWM3	PWM input 3. Internal passive pull-down
35	GH3	Gate High Side 3.
36	SH3	Source High Side 3.
37	N.U.	Not used.
38	N.U.	Not used.
39	PWM4	PWM input 4. Internal passive pull-down
40	GL3	Gate Low Side 3.
41	N.U.	Not used.
42	WK4/SYNC	Wake-up input 4/Sync.
43	N.U.	Not used.
44	N.U.	Not used.



Pin Configuration

Pin	Symbol	Function
45	N.U.	Not used.
46	PWM5	PWM input 5. Internal passive pull-down
47	PWM6	PWM input 6. Internal passive pull-down
48	VSINT	Voltage regulator and main supply voltage. Connected to the battery voltage after reverse protection
Coolin Tab	g GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground ¹⁾

1) The exposed die pad at the bottom of the package allows better power dissipation of heat from the device via the PCB. The exposed die pad is not connected to any active part of the IC. However, it should be connected to GND for the best EMC performance.

Note: The GND pin as well as the Cooling Tab must be connected to one common GND potential.

3.3 Hints for not functional pins

It must be ensured that the correct configurations are also selected, i.e. in case functions are not used that they are disabled via SPI. Unused pins should be handled as follows:

- **N.U.**: not used; internally bonded for testing purpose; leave open except pin 17. Pin 17 to be connected to VS.
- **RSVD**: must be connected to GND.



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1Absolute Maximum Ratings1)

 T_j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	es	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Voltages	1	1		i			1
Supply Voltage VS	V _{S, max}	-0.3	-	28	V	-	P_4.1.1
Supply Voltage VS	V _{S, max}	-0.3	_	40	V	Load Dump	P_4.1.2
Supply Voltage VSINT	V _{SINT, max}	-0.3	_	28	V	-	P_4.1.3
Supply Voltage VSINT	V _{SINT, max}	-0.3	_	40	V	Load Dump	P_4.1.4
Voltage Regulator 1	V _{CC1, max}	-0.3	-	5.5	V		P_4.1.7
Charge Pump Output Pin (CP)	V _{CP, max}	V _S - 0.8	-	V _S + 17	V	I _{CP} >-200 μA if CP is disabled	P_4.1.8
CPC1P, CPC2P	V _{CPCxP, max}	- 0.3	-	V _s + 17	V		P_4.1.38
CPC1N, CPC2N	V _{CPCxN, max}	- 0.3	-	V _s + 0.3	V		P_4.1.39
Bridge Driver Gate High Side (GHx)	V _{GHx, max}	-8.0	-	40	V	-	P_4.1.11
Bridge Driver Gate Low Side (GLx)	V _{GLx, max}	-8.0	-	24	V	-	P_4.1.12
Voltage difference between GHx-SHx and between GLx- SLx	V _{GS}	-0.3	-	16	V	-	P_4.1.13
Bridge Driver Source High (SHx)	V _{SHx, max}	-8.0	-	40	V	-	P_4.1.14
Bridge Driver Source Low Side SL	V _{SL, max}	-8.0	-	6.0	V	-	P_4.1.15
Current Sense Amplifier inputs (CSAP, CSAN)	V _{CSx, max}	-8.0	-	+8.0	V	-	P_4.1.16
Current Sense Amplifier Output CSO	V _{CSx, max}	-0.3	-	V _{CC1} + 0.3	V	-	P_4.1.17
Differential input voltage range CSAPx - CSANx	V _{CSA,Diff}	-8.0	-	8.0	V	-	P_4.1.18
Wake Input WKx	V _{WKx, max}	-0.3	-	40	V	-	P_4.1.19
PWM1/CRC, PWM2, PWM3, PWM4, PWM 5, PWM6 Input Pins	V _{PWM1-2-3-4-5-} 6, max	-0.3	-	40	V	-	P_4.1.25
Logic Input Pins (SDI, CLK,)	V _{I, max}	-0.3	-	V _{CC1} + 0.3	V	-	P_4.1.28



Table 1Absolute Maximum Ratings¹⁾ (cont'd)

 T_j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol Values		Values		Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
CSN	V _{CSN}	-0.3	-	40	V	-	P_4.1.29
Logic Output Pins (SDO, RSTN, INTN,)	V _{O, max}	-0.3	-	V _{CC1} + 0.3	V	-	P_4.1.30
Temperatures				·		·	
Junction Temperature	T _j	-40	-	150	°C	-	P_4.1.32
Storage Temperature	T _{stg}	-55	-	150	°C	-	P_4.1.33
ESD Susceptibility	·			·		·	
ESD Resistivity	V _{ESD,11}	-2	-	2	kV	HBM ²⁾	P_4.1.34
ESD Resistivity to GND	V _{ESD,12}	-8	-	8	kV	HBM ²⁾³⁾	P_4.1.35
ESD Resistivity to GND	V _{ESD,21}	-500	-	500	V	CDM ⁴⁾	P_4.1.36
ESD Resistivity Pin 1, 12,13,24,25,36,37,48 (corner pins) to GND	V _{ESD,22}	-750	-	750	V	CDM ⁴⁾	P_4.1.37

1) Not subject to production test, specified by design.

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k Ω , 100 pF).

3) For ESD "GUN" Resistivity (according to IEC61000-4-2 "gun test" (150 pF, 330 Ω)), is shown in Application Information and test report will be provided from IBEE.

4) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1.

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional Range

Table 2Functional Range1)

Parameter	Symbol	Symbol Values		unit		Note or	Number
		Min.	Тур.	Max.		Test Condition	
Supply Voltage	V _{SINT,func}	V _{POR,f}	-	28	V	2)	P_4.2.1
Bridge Supply Voltage	V _{S,func}	6.0	-	28	V	-	P_4.2.2
Junction Temperature	Tj	-40	-	150	°C	-	P_4.2.6

1) Not subject to production test, specified by design.

2) Including Power-On Reset, Over- and Undervoltage Protection.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



Device Behavior Outside of Specified Functional Range

- $28 V < V_{SINT,func} < 40 V$: Device will still be functional including the state machine; the specified electrical characteristics might not be ensured anymore. The V_{CC1} is working properly, however, a thermal shutdown might occur due to high power dissipation. The specified SPI communication speed is ensured; the absolute maximum ratings are not violated, however the device is not intended for continuous operation of $V_{SINT} > 28 V$ and a thermal shutdown might occur due to high power dissipation at high junction temperatures for long periods might reduce the operating life time.
- V_{POR,f} < V_{SINT} < 5.5 V (given the fact that the device was powered up correctly before with V_{SINT} > 5.5 V): Device will still be functional; the specified electrical characteristics might not be ensured anymore:
 - A reset could be triggered depending on the Vrthx settings.
 - The specified SPI communication speed is ensured.
- Note: $V_{s,uv} < V_s < 6.0$ V: the charge pump might be deactivated due to a charge pump undervoltage detection, resulting in a turn-off of the external MOSFETs.

4.3 Thermal Resistance

Table 3Thermal Resistance¹⁾

Parameter	Symbol	Values		Unit	Note or	Number	
		Min.	Тур.	Max.	-	Test Condition	
Junction to Soldering Point	R _{th(JSP)}	-	7.2	-	K/W	Exposed Pad	P_4.3.1
Junction to Ambient	R _{th(JA)}	-	27	-	K/W	2)	P_4.3.2

1) Not subject to production test, specified by design.

2) Specified R_{th(JA)} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board for a power dissipation of 1.5 W; the product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm³ with 2 inner copper layers (2 x 70 µm Cu, 2 x 35 µm C); where applicable a thermal via array under the exposed pad contacted the first inner copper layer and 300 mm² cooling areas on the top layer and bottom layers (70 µm).

4.4 Current Consumption

Table 4 Current Consumption

Current consumption values are specified at $T_j = 25^{\circ}$ C, $V_{SINT} = V_S = 13.5$ V, all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Normal Mode		I	ł		1		
Normal Mode current consumption	I _{Normal}	-	4.5	5.5	mA	¹⁾ $V_{SINT} = 5.5 V \text{ to } 28 V;$ $T_j = -40^{\circ}\text{C to } +150^{\circ}\text{C};$ CP=off	P_4.4.37
Stop Mode current consumption (low active peak threshold)	/ _{Stop_1,25}	-	50	65	μΑ	¹⁾²⁾ CSA=off; WKx=CP=off: Cyclic Wak.=off Watchdog = off; no load on V_{CC1} ; I_PEAK_TH = 0_B	P_4.4.38



Table 4Current Consumption (cont'd)

Current consumption values are specified at $T_j = 25^{\circ}$ C, $V_{SINT} = V_S = 13.5$ V, all outputs open (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Stop Mode current consumption (low active peak threshold)	I _{Stop_1,85}		55	80	μΑ	¹⁾²⁾³⁾ $T_j = 85^{\circ}C;$ CSA=off; WKx=CP=off: Cyclic Wak.=off Watchdog = off; no load on $V_{CC1};$ I_PEAK_TH = 0 _B	P_4.4.39
Stop Mode current consumption (high active peak threshold)	I _{Stop_2,25}	-	70	95	μΑ	¹⁾²⁾ CSA=off; WKx=CP=off: Cyclic Wak.=off Watchdog = off; no load on V_{CC1} ; I_PEAK_TH = 1_B	P_4.4.40
Stop Mode current consumption (high active peak threshold)	<i>I</i> _{Stop_2,85}	_	75	105	μΑ	¹⁾²⁾³⁾ $T_j = 85^{\circ}C;$ CSA=off; Cyclic Wak.=off; Watchdog = off; no load on $V_{CC1};$ I_PEAK_TH = 1 _B	P_4.4.41
Sleep Mode	1					1	1
Sleep Mode current consumption	I _{Sleep,25}	-	18	30	μA	¹⁾ CSA=off; WKx=HSx=CP=off: Cyclic Wak.= off	P_4.4.42
Sleep Mode current consumption	I _{Sleep,85}	-	28	40	μΑ	¹⁾³⁾ T _j = 85°C; CSA=off; WKx=HSx=CP=off: Cyclic Wak.=off	P_4.4.43
Feature Incremental Currer	nt Consump	otion				-	
Current consumption for each WK input	I _{WK,wake,25}	-	0.2	2	μΑ	¹⁾⁴⁾⁵⁾⁶⁾ Sleep Mode; WK wake capable; no activity on WK pin;	P_4.4.22
Current consumption for each WK input	/ _{WK,wake,85}	-	0.5	3	μΑ	¹⁾³⁾⁴⁾⁵⁾⁶⁾ Sleep Mode; <i>T</i> _j = 85°C; WK wake capable; no activity on WK pin;	P_4.4.23
Current consumption for watchdog active in Stop Mode	I _{Stop,WD25}	-	18	23	μΑ	³⁾⁷⁾ Stop Mode; Watchdog running;	P_4.4.28
Current consumption for watchdog active in Stop Mode	I _{Stop,WD85}	-	19	25	μA	³⁾⁷⁾ Stop Mode; <i>T</i> _j = 85°C; Watchdog running;	P_4.4.29



Table 4Current Consumption (cont'd)

Current consumption values are specified at $T_j = 25^{\circ}$ C, $V_{SINT} = V_S = 13.5$ V, all outputs open (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Current Sense Amplifier	I _{CSA1}	-	-	4	mA	⁷⁾ CSA_OFF = 0_B ; VCSP = VCSAP = VCSAN = 0 V; CSO_CAP = 0_B ; CCSO = 330 pF	P_4.4.44
Current Sense Amplifier	I _{CSA2}	-	-	10	mA	⁷⁾ CSA_OFF = 0_B ; VCSP = VCSAP = VCSAN = 0 V; CSO_CAP = 1_B ; CCSO = 2.2 nF	P_4.4.45
Current consumption in parking braking mode (LSx ON)	I _{parking}	-	10	14	μΑ	³⁾⁷⁾ Stop Mode or Sleep Mode; $T_j < 85^{\circ}C$; PARK_BRK_EN = 1_B	P_4.4.32
Current consumption Over voltage braking mode (LSx OFF)	I _{OV,LS_OFF}	-	7	10	μΑ	³⁾⁷⁾ Stop Mode or Sleep Mode; $T_j < 85^{\circ}C$; OV_BRK_EN = 1_B	P_4.4.34
Current consumption in VS for Charge Pump and Bridge Driver	I _{CP,BD}	-	30	40	mA	Normal Mode; <i>T_j</i> = -40°C to +150°C; CPEN = 1; All HB OFF	P_4.4.35

1) Measured at V_{SINT} .

2) If the load current on V_{CC1} will exceed the configured V_{CC1} active peak threshold, the current consumption will increase by typ. 2.9 mA to ensure optimum dynamic load behavior. See also **Chapter 6**.

3) Not subject to production test, specified by design.

4) Current consumption adders of features defined for Stop Mode also apply for Sleep Mode and vice versa. Wake input signals are stable (i.e. not toggling), cyclic wake & watchdog are OFF (unless otherwise specified).

5) No pull-up or pull-down configuration selected.

6) The specified WKx current consumption adder for wake capability applies regardless how many WK inputs are activated.

7) Additional current will be drawn from V_{SINT} .

Notes

- 1. There is no additional current consumption contribution in Normal Mode due to PWM generators or Timers.
- 2. The quiescent current consumption in Stop Mode and Sleep Mode will increase for $V_{SINT} < 9 V$.



5 System Features

This chapter describes the system features and behavior of the TLE9185QXV33:

- State machine
- Device configuration
- State machine modes and mode transitions
- Wake-up features such as cyclic wake

5.1 Short State Machine Description

The BLDC Driver offers six operating modes:

- Init Mode: Power-up of the device and after a soft reset.
- Normal Mode: The main operating mode of the device.
- Stop Mode: The first-level power saving mode with the main voltage regulator VCC1 enabled.
- Sleep Mode: The second-level power saving mode with VCC1 disabled.
- Restart Mode: An intermediate mode after a wake event from Sleep Mode or Fail-Safe Mode or after a failure (e.g. WD failure, VCC1 under voltage reset).
- Fail-Safe Mode: A safe-state mode after critical failures (e.g. Temperature shutdown) to bring the system into a safe state and to ensure a proper restart of the system.

A special mode, called Software Development Mode, is available during software development or debugging of the system. All above mentioned operating modes can be accessed in this mode. However, the watchdog is still running. Watchdog failures are indicated over INTN pin instead.

However, the watchdog reset signaling can be reactivated again in Software Development Mode. The Watchdog will start always with the Long Open Windows (t_low).

The BLDC Driver is controlled via a 32-bit SPI interface (refer to **Chapter 11** for detailed information). The configuration as well as the diagnosis is handled via the SPI.

The device offers various supervision features to support functional safety requirements. Refer to **Chapter 10** for more information.

infineor

System Features

5.2 Device Configuration

Two features on the BLDC Driver can be configured by hardware:

- The selection of the normal device operation or the Software Development Mode.
- Enabling/disabling the CRC on the SPI interface.

The configurations are done monitoring the follow pins:

- INTN/TEST
- PWM1/CRC

The hardware configuration can be done typically at device power-up, where the device is in Init Mode or (only in case of CRC setting) in Restart Mode.

Software development Mode configuration detail

After the RSTN is released, the INTN/TEST pin is internally pulled HIGH with a weak pull-up resistor. Therefore the default configuration is the device in normal operation.

In order to configure the Software Development Mode, the following conditions have to be fulfilled:

- Init Mode from power-up
- VCC1>Vrtx
- **POR**=1
- RSTN = HIGH

The Software Development Mode is configured using the following scheme:

- Only one external pull-down on INTN/TEST pin followed by an arbitrary SPI command, the device latches the Software Development Mode.
- External pull-up or no pull-down on INTN/TEST pin enable the device in normal operation.
- To enter Software Development Mode, a pull-down resistor to GND might be used.




Figure 3 Software Development Mode Selection Timing

Intn_filt is a filtered signal from INTN/TEST, with the filter time t_{SMD_F} (P_11.2.7). Intn_filt starts (at the rising edge if RSNT) wit the value 1.



System Features

Note: If during monitoring the INTN/TEST pin for Software Development Mode entry, the device changes the mode without SPI command, the device will not enter/stay in Software Development Mode.

CRC configuration detail

The CRC is configured using the following scheme:

- Pull-down on PWM1/CRC enable the CRC.
- No external components on PWM1/CRC disables the CRC.

In order to configure the CRC, the follow conditions have to be full filled:

- Init Mode (from power-up) or Restart Mode
- VCC1>Vrtx
- **POR**=1
- RSTN = LOW

The configuration selection is done during the reset delay time t_{RD1} with a continuous filter time of t_{CFG_F} and the configuration (depending on the voltage level at PWM1/CRC) is latched at the rising edge of RSTN.




Figure 4 CRC configuration Selection Timing Diagram at the device power-up.

In case of mismatch between CRC setting between the device and μ C (**CRC_STAT**), the device can accept two recovery SPI commands (static patterns).

The pattern 67AA AA0E_H (addr + rw_bit = 67; data = AAAA; CRC = 0E) enables the CRC.

The pattern E7AA AAC3_H (addr + rw_bit = E7; data = AAAA; CRC = C3) disables the CRC.

The patterns shall be send only in Normal Mode.

For additional details about the CRC setting and configuration, refer also to **Chapter 11.3.1**.



5.3 Block Description of State Machine

The state machine describes the different states of operation, the device may get into. The following figure shows the state machine flow diagram.




Figure 5 State Diagram showing the operating modes

Description:

- ON /OFF:= Indicate if the module is enabled or disabled either via SPI or from the device itself
- config:= Settings can be changed in this mode
- fixed:= Settings stay as defined in Normal Mode or Init Mode
- active/inactive:= Indicate if the device activates/deactivates one specific feature

ineon

System Features

5.4 State Machine Modes Description

5.4.1 Init Mode

Γ

The device starts up in Init Mode after crossing the power-on reset $V_{POR,r}$ threshold (see also **Chapter 10.3**) and the watchdog will start with a long open window (t_{LW}) after RSTN is released (High level).

In Init Mode, the device waits for the microcontroller to finish its startup and initialization sequence.

Init Mode (Long open window)						
VCC1 ON	CP OFF		BD OFF			
CSA OFF	WD fixed		Cyc. Wake OFF			

Figure 6 Init Mode

Table 5 Init Mode Settings

Part/Function	Value	Description
VCC1	ON	The VCC1 is ON
WD	fixed	 Watchdog is fixed and set with a long open window (t_{LW})
BD	OFF	Bridge Drivers is OFF
СР	OFF	Charge Pump is OFF
CSA	OFF	Current Sense Amplifier is OFF
Cyc Wake	OFF	Cycle Wake is OFF

5.4.2 Normal Mode

The Normal Mode is the standard operating mode for the device. The VCC1 is active and all features are configurable. Supervision and monitoring features are enabled.

Normal Mode					
VCC1 ON	CP config.		BD config.		
CSA config.	WD config.		Cyc. Wake config.		

Figure 7 Normal Mode



		0
Part/Function	Value	Description
VCC1	ON	VCC1 is active
WD	config	Watchdog may be configured by SPI
BD/CP	config	The Bridge Drivers and Charge Pump may be configured and switched ON or OFF by SPI
CSA	config	Current Sense Amplifier may be configurable and switched ON or OFF by SPI
Cyc. Wake	config	Cyclic wake can be configured with the Timer1 or Timer 2

Table 6Normal Mode Settings

5.4.3 Stop Mode

The Stop Mode is the first level technique to reduce the overall current consumption VCC1 into a low-power mode.

Note: All settings have to be done before entering Stop Mode.

In Stop Mode any kind of SPI WRITE commands are ignored and the **SPI_FAIL** bit is set, except for changing to Normal Mode, triggering a device Soft Reset, refreshing the watchdog as well as for reading and clearing the SPI status registers.

Note: A wake-up event on , WKx, Low-Side short circuit detection in parking braking mode or overvoltage brake detection, could generate an interrupt on pin INTN (based on INTN masking configuration; refer to **Chapter 8**) however, no change of the device mode will occur.

Stop Mode					
VCC1 ON	CP OFF		BD OFF		
CSA OFF	WD fixed		Cyc. Wake fixed		

Figure 8 Stop Mode

Table 7Stop Mode Settings

Part/Function	Value	Description
VCC1	ON	VCC1 is ON
WD	fixed	Watchdog is fixed as configured in Normal Mode
BD/CP	OFF	The Bridge Drivers and Charge Pump are OFF
CSA	OFF	Current Sense Amplifier is OFF
Cyc. Wake	fixed	Cyclic wake is fixed as configured in Normal Mode



System Features

Note: In Stop Mode, it is possible to activate the Low-Side of Bridge Drivers (e.g. in case of parking braking mode or overvoltage brake detection). Refer to **Chapter 10.9** for additional details.

5.4.4 Sleep Mode

The Sleep Mode is the second level technique to reduce the overall current consumption to a minimum needed to react on wake-up events or for the device to perform autonomous actions.

Note: All settings have to be done before entering Sleep Mode.

Sleep Mo	Sleep Mode					
VCC1 OFF	CP OFF		BD OFF			
CSA OFF	WD OFF		Cyc. Wake fixed			

Figure 9 Sleep Mode

Part/Function	Value	Description
VCC1	OFF	VCC1 is OFF
WD	OFF	Watchdog is OFF
BD/CP	OFF	The Bridge Drivers and Charge Pump are OFF
CSA	OFF	Current Sense Amplifier is OFF
Cyc. Wake	fixed	Cyclic wake is fixed

Note: In Sleep Mode, it is possible to activate the Low-Side's of Bridge Drivers (e.g. in case of parking braking mode or overvoltage braking). Refer to **Chapter 10.9** for additional details.

5.4.5 Restart Mode

The Restart Mode is a transition state where the RSNT pin is asserted.




Figure 10 Restart Mode



Part/Function	Value	Description	
VCC1	ON/	VCC1 is ON or ramping up	
	ramping		
WD	OFF	WD will be disabled if it was activated before	
BD/CP	OFF	The Bridge Drivers and Charge Pump are OFF	
CSA	OFF	Current Sense Amplifier is OFF	
Cyc. Wake	OFF	Cyclic wake will be disabled if it was activated before	

Table 9Restart Mode Settings

5.4.6 Fail-Safe Mode

The purpose of this mode is to bring the system in a safe status after a failure condition by turning OFF VCC1 . After a wake event the system is then able to restart again.

Fail-Safe	Fail-Safe Mode			
VCC1 OFF	CP OFF		BD OFF	
CSA OFF	WD OFF		Cyc. Wake OFF	

Figure 11 Fail-Safe Mode

Table 10 Fail-Safe Mode Settings

Part/Function	Value	Description
VCC1	OFF	VCC1 is switched OFF
WD	OFF	WD is switched OFF
BD/CP	OFF	The Bridge Drivers and Charge Pump are OFF
CSA	OFF	Current Sense Amplifier is OFF
Cyc. Wake	OFF	Cyclic wake is switched OFF

Note

- In Fail-Safe Mode, the default wake sources WKx (if configured as wake inputs) are activated automatically and all wake event bits will be cleared.
- The Fail-Safe Mode will be maintained until a wake event on the default wake sources occurs. To avoid any fast toggling behavior a filter time of typ. 100ms (t_{FS,min}) is implemented. Wake events during this time will be stored and will automatically lead to entering Restart Mode after the filter time. In case of an VCC1 overtemperature shutdown (TSD2) the Restart Mode will be reached automatically after a filter time of typ. 1s (t_{TSD2}) without the need of a wake event once the device temperature has fallen below the TSD2 threshold.
- The parking braking mode is automatically disabled in Fail-Safe Mode.



5.4.7 Software Development Mode

The Software Development Mode is a dedicated device configuration especially useful for software development.

Compared to the default device user mode operation, this mode is a super set of the state machine. The device will start also in Init Mode and it is possible to use all the modes and functions with following differences:

• Restart Mode or Fail-Safe Mode (depending on the configuration) is not reached due to watchdog failure but the other reasons to enter these modes are still valid.

Part/Function	Default State	Description
VCC1	ON	VCC1 is active
WD	ON	WD is on, but will not trigger transition to Fail-Safe Mode or Restart Mode
BD/CP	OFF	The Bridge Drivers and Charge Pump may be configured and switched ON or OFF by SPI
Cyc. Wake	OFF	Can be configured

Table 11 Normal Mode Settings (Software Development Mode active)

Software Development Mode entry

For timing and configuration details, refer to **Chapter 5.2**.

Note

- After Init Mode, the pull-up is released as the INTN/TEST pin acts as output then to drive the INTN signal.
- If the device enters Fail-Safe Mode due to VCC1 short circuit to GND during the Init Mode, the Software Development Mode will not be entered and can only be reached at the next power-up of the device after the VCC1 short circuit is removed.
- The absolute maximum ratings of the pin INTN must be observed. To increase the robustness of this pin during debugging or programming a series resistor between INTN and the connector can be added.

Watchdog in Software Development Mode

The Watchdog is enabled in Software Development Mode as default state. One INTN event is generated due to wrong watchdog trigger.

It is possible to deactivate the integrated Watchdog module using the **WD_SDM_DISABLE** bit. After disabling the Watchdog, no INTN events are generated and the **WD_FAIL** bit will also not be set anymore in case of a trigger failure. It is also possible only to mask / unmask the INTN event of the WD in Software Development Mode by using the bit **WD_SDM**. In case of unmasking, a WD trigger fail will only lead to **WD_FAIL** bit set.

5.5 Transition Between States

This chapter describes the transition between the modes triggered by power-up, SPI commands or wake-up events.

5.5.1 Transition into Init Mode

The device goes into Init Mode in case of a power-up or after sending a soft-reset in Normal or Stop Mode.

Prerequisites:

Power OFF

System Features



- Device in Normal Mode or Stop Mode with follow conditions:
 - VSINT > VPOR,r
 - RSTN High

Triggering Events:

• A Soft Reset command (MODE = '11'). All SPI registers will be changed to their respective Soft Reset values.

Note

- In case of Soft Reset command, a hardware RSTN event can be generated depending on the configuration. An external Reset will be generated in case of SOFT_RESET_RO = 0_B. In case of SOFT_RESET_RO = 1_B, no RSTN hardware event is generated in case of Soft Reset.
- At power-up, the SPI bit VCC1_UV will not be set as long as VCC1 is below the VRT,x threshold and if VSINT is below the VSINT,UV threshold. The RSTN pin will be kept LOW as long as VCC1 is below the selected VRT1,r threshold. The reset delay counter will start after VRT1,r threshold is reached. After the first threshold crossing of VCC1 > V_{RT1,R} and RSTN transition from low to high, all subsequent undervoltage events will lead to Restart Mode.
- Wake events are ignored during Init Mode and will be lost.
- The bit **VSINT_UV** will only be updated in Init Mode once RSTN resumes a high level.

5.5.2 Init Mode -> Normal Mode

This transition moves the device in the mode where all configurations are accessable via SPI command.

Prerequisites:

- VSINT > VPOR,r
- Init Mode
- RSTN High

Triggering Events:

- Any valid SPI command (from SPI protocol point of view) will bring the device to Normal Mode (i.e. any register can be written, cleared and read) during the long open window where the watchdog has to be triggered (refer also **Chapter 11.2**). The CRC is not taken into account for this transition.
- For example:
 - A SPI Sleep Mode command will still bring the device into Normal Mode. However, as this is an invalid state transition, the SPI bit **SPI_FAIL** is set.
 - Any invalid SPI command (from content point of view) will still bring the device into Normal Mode. The SPI bit **SPI_FAIL** is set.

Note

• It is recommended to use the first SPI command to trigger and to configure the watchdog.

5.5.3 Normal Mode -> Stop Mode

This transition is intended as first measure to reduce the current consumption. All the device features needed in Stop Mode shall be configured in Normal Mode.

Prerequisites:

- VCC1>Vrtx
- Device in Normal Mode

Triggering Events:



System Features

• State transition is only initiated by specific SPI command.

Note

- An interrupt is triggered on the pin INTN when Stop Mode is entered and not all wake source signalization flags were cleared.
- If high-side switches are kept enabled during Stop Mode, then the device current consumption will increase.
- It is not possible to switch directly from Stop Mode to Sleep Mode. Doing so will also set the **SPI_FAIL** flag and will bring the device into Restart Mode.

5.5.4 Normal Mode -> Sleep Mode

This transition is intended to reduce as much as possible the current consumption keeping active only wakeup sources. All wake-up sources configurations shall be done in Normal Mode.

Prerequisites:

- VCC1>Vrtx
- Device in Normal Mode
- All wake source signalization flags were cleared (including the LSxDSOV_BRK bit)
- At least one wake-up source activated

Triggering Events:

• State transition is only initiated by specific SPI command.

Note

- If VCC1_UV or VCC1_OV (with Config to go to Restart Mode) occurs at the border of the Sleep Mode entry: The device will go immeditaley into Restart Mode.
- If **TSD2** or **VCC1_OV** (with Config to go to Fail-Safe Mode) occurs at the border of the Sleep Mode entry: The device will enter immediately Fail-Safe Mode.
- As soon as the Sleep Mode command is sent, the Reset will go low.
- It is not possible to switch all wake sources off in Sleep Mode. Doing so will set the **SPI_FAIL** flag and will bring the device into Restart Mode.

5.5.5 Stop Mode -> Normal Mode

This transition is intented to set the device in Normal Mode where all the device integrated features are availbale and configurable.

Prerequisites:

- VCC1>Vrtx
- Device in Stop Mode

Triggering Events:

• State transition is only initiated by SPI command.

Note

• None



5.5.6 Sleep Mode -> Restart Mode

This transition is the consequence of a detection of wake-up event by the device. This transition is used to ramp up VCC1 after a wake in a defined way.

Prerequisites:

- Device in Sleep Mode
- At least one wake-up source active

Triggering Events:

- A wake-up event on WKx, Cyclic Wake.
- Bridge driver low-side short circuit detected during overvoltage braking or in parking braking mode.

Note

- It is not possible to switch off all wake sources in Sleep Mode. Doing so will set the **SPI_FAIL** flag and will bring the device into Restart Mode.
- RSTN is pulled low during Restart Mode.
- The Restart Mode entry is signalled in the SPI register **DEV_STAT**.
- The wake-up events are flaged in **WK_STAT** register or **DSOV** register.

5.5.7 Restart Mode -> Normal Mode

From Restart Mode, the device goes automatically to Normal Mode.

Prerequisites:

• Device in Sleep Mode or Fail-Safe Mode

Triggering Events:

- Automatic
- Reset is released

Note

 The watchdog timer will start with a long open window starting from the moment of the rising edge of RSTN and the watchdog period setting in the register WD_CTRL will be changed to the respective default value.

5.5.8 Fail-Safe Mode -> Restart Mode

This transition is similar to device from Sleep Mode to Restart Mode and consequence of a detection of wakeup event by the device. This transition is used to ramp up VCC1 after a wake in a defined way.

Prerequisites:

• Device in Fail-Safe Mode

Triggering Events:

- A wake-up event on WKx, TSD2 (released over temperature TDS2 after t_{TSD2}).
- Bridge Driver Low Side short circuit detected during VS/VSINT overvoltage braking mode or in parking braking mode.

Note: After leaving Fail-Safe Mode, the **FAILURE** bit in **DEV_STAT** register is set.



5.6 Reaction on Detected Faults

The device can react at some critical events either signalling the specific failure or changing the device mode. The chapter describes actions taken from the device in case of critical events in particular related the device mode change.

5.6.1 Stay in Current State

The following failures will not trigger any device mode changes, but will indicate the failures by an INTN event (depending from the Interrupt Masking) and in dedicated status registers:

• Failures in Bridge Driver and/or Charge Pump

5.6.2 Transition into Restart Mode

The Restart Mode can be entered in case of failure as shown in following figure.




Figure 12 Move into Restart Mode

Prerequisites

- In case of wake-up event from Sleep Mode or Fail Safe Mode
- In case of Normal Mode
- In case of Stop Mode

Trigger Events

- VCC1 Undervoltage in case of Normal Mode or Stop Mode.
- Watchdog trigger failure in case of Normal Mode or Stop Mode.
- VCC1 Overvoltage (based on VCC1_OV_MOD) in case of Normal Mode or Stop Mode.
- Sleep Mode entry without any wake-up sources enabled in Normal Mode or Stop Mode.

Note

• None



5.6.3 Transition into Fail-Safe Mode

The Fail-Safe Mode can be entered in case of critical event as shown in the following figure.




Figure 13 Move into Fail-Safe Mode

Prerequisites:

- Critical events on VCC1
- Watchdog trigger failures

Trigger Events:

- Device thermal shutdown (TSD2) (see also **Chapter 10.8.3**).
- VCC1 is shorted to GND (see also **Chapter 10.7**).
- VCC1 over voltage (based on VCC1_OV_MOD).
- 4 consecutive Watchdog trigger failure.
- 4 consecutive VCC1 under voltage events.

5.7 Wake Features

Following wake sources are implemented in the device:

- Static Sense: WKx inputs are permanently active as wake sources.
- Cyclic Wake: wake controlled by internal timers, wake inputs are not used for cyclic wake.

5.7.1 Cyclic Wake

For the cyclic wake feature one timer is configured as internal wake-up source and will periodically trigger an interrupt on INTN in Normal Mode and Stop Mode. During Sleep Mode, the timer triggers and wakes up the device again. The device enters via Restart Mode the Normal Mode.

The correct sequence to configure the cyclic wake is shown in **Figure 14**. The sequence is as follows:

System Features






Figure 14 Cyclic Wake: Configuration and Sequence

Note: The on-time is only used to enable the cyclic wake function regardless of the value of the on time, i.e. the on time value has no meaning to the cyclic wake function as long as it is not '000' or '110' or '111'.

The cyclic wake function will start as soon as the on-time is configured. An interrupt is generated for every start of the on-time except for the very first time when the timer is started.

5.7.2 Internal Timers

Two integrated timers can be used to control the below features:

• Cyclic Wake, i.e. to wake up the microcontroller periodically in Normal Mode, Stop Mode and Sleep Mode.



5.8 VS Supply Multiplexing




Figure 15 VS Supply Multiplexing

The internal supply voltage is multiplexed from VSINT and VS, choosing continuously the larger of both. In case of transient low VBAT, the buffered supply voltage takes over the internal supply, avoiding loss of power.

Note: Only the internal digital logic of the device is supplied by the VMAX SWITCH. In case of a power loss of either VS or VSINT, the internal register values will not be lost.



Voltage Regulator 1

6 Voltage Regulator 1

VCC1 is a voltage reference for the current sense amplifier, for the SPI interface and for the PWM inputs. VCC1 has its own internal voltage regulator and may not be connected to the output of another voltage regulator.

6.1 Block Description




Figure 16 Module Block Diagram

Functional Features

- 3.3 V low-drop voltage regulator.
- Undervoltage monitoring with adjustable reset level and VCC1 undervoltage prewarning (refer to **Chapter 10.6** and **Chapter 10.7** for more information).
- Short circuit detection and switch off with undervoltage fail threshold, device enters Fail-Safe Mode.
- Effective capacitance must be ≥ 1 μF at nominal voltage output for stability. A 2.2 μF ceramic capacitor (MLCC) is recommended for best transient response.
- Output current capability up to I_{VCC1,lim}.



Voltage Regulator 1

6.2 Functional Description

The Voltage Regulator 1 (=VCC1) is "ON" in Normal Mode and Stop Mode and is disabled in Sleep Mode and in Fail-Safe Mode. The regulator can provide an output current up to I_{VCC1.lim}.

For low-quiescent current reasons, the output voltage tolerance is decreased in Stop Mode because only the less accurate low-power mode regulator will be active for small loads. If the load current on VCC1 exceeds the selected threshold ($I_{VCC1,Ipeak1,r}$ or $I_{VCC1,Ipeak2,r}$) then the high-power mode regulator will be also activated to support an optimum dynamic load behavior. The current consumption will then increase (approx. 2.8 mA additional quiescent current). The device mode stays unchanged.

If the load current on VCC1 falls below the selected threshold (I_{VCC1,Ipeak1,f} or I_{VCC1,Ipeak2,f}), then the low-quiescent current mode is resumed again by disabling the high-power mode regulator.

Both regulators (low-power mode and high-power mode) are active in Normal Mode.

Two different active peak thresholds can be selected via SPI:

- I_PEAK_TH = '0' (default): the lower VCC1 active peak threshold 1 is selected with lowest quiescent current consumption in Stop Mode.
- I_PEAK_TH = '1': the higher VCC1 active peak threshold 2 is selected with an increased quiescent current consumption in Stop Mode.

Voltage Regulator 1



6.3 Electrical Characteristics

Table 12 Electrical Characteristics

; V_{SINT} = 3.8V to 28V; T_j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Output Voltage including Line and Load Regulation	V _{CC1,out1}	3.23	3.3	3.37	V	¹⁾ Normal Mode; 10 μA < / _{VCC1} < 150 mA	P_6.3.5
Output Voltage including Line and Load Regulation (Full Load Current Range)	V _{CC1,out2}	3.23	3.3	3.37	V	¹⁾ Normal Mode; 5.5 V < V _{SINT} < 28 V; 10 μA < I _{VCC1} < 250 mA	P_6.3.6
Output Voltage including Line and Load Regulation (low-power mode)	V _{CC1,out4}	3.17	3.3	3.43	V	Stop Mode; 10 μA < I _{VCC1} < I _{VCC1,Ipeak}	P_6.3.8
Output Drop Voltage	V _{CC1,d1}	-	200	400	mV	I _{VCC1} = 50 mA, V _{SINT} = 3.3 V	P_6.3.11
Output Drop Voltage	V _{CC1,d2}	-	300	500	mV	I _{VCC1} = 150 mA, V _{SINT} = 3.3 V	P_6.3.12
VCC1 Active Peak Threshold 1 (Transition threshold between low-power and high- power mode regulator)	I _{VCC1,lpeak1,r}	-	3.25	5.0	mA	²⁾ <i>I</i> _{CC1} rising; <i>V</i> _{SINT} = 13.5 V; I_PEAK_TH = '0'	P_6.3.17
VCC1 Active Peak Threshold 1 (Transition threshold between high-power and low- power mode regulator)	I _{VCC1,lpeak1,f}	1.2	1.7	-	mA	²⁾ I_{CC1} falling; $V_{SINT} = 13.5V;$ I_PEAK_TH = '0'	P_6.3.18
VCC1 Active Peak Threshold 2 (Transition threshold between low-power and high- power mode regulator)	I _{VCC1,Ipeak2,r}	6	-	20	mA	²⁾ <i>I</i> _{CC1} rising; <i>V</i> _{SINT} = 13.5 V; I_PEAK_TH = '1'	P_6.3.19
VCC1 Active Peak Threshold 2 (Transition threshold between high-power and low- power mode regulator)	I _{VCC1,Ipeak2,f}	5	-	15	mA	²⁾ I_{CC1} falling; $V_{SINT} = 13.5V;$ I_PEAK_TH = '1'	P_6.3.20
Overcurrent Limitation	I _{VCC1,lim}	260	360	500	mA	current following out of pin, VCC1= 0V ²⁾	P_6.3.21
Minimum Output Capacitance for stability	C _{VCC1,min}	1 ³⁾	-	-	μF	2)	P_6.3.22
Maximum Output Capacitance	C _{VCC1,max}	-	-	47	μF	2)	P_6.3.23

 In Stop Mode, the specified output voltage tolerance applies when I_{VCC1} has exceeded the selected active peak threshold (I_{VCC1,Ipeak1,r} or I_{VCC1,Ipeak2,r}) but with increased current consumption.

2) Not subject to production test, specified by design.

3) Value is meant to be an effective value at rated output voltage level.



High-Voltage Wake Input

7 High-Voltage Wake Input

The WK4 pin is used to wake up the device.

7.1 Block Description




Figure 17 Wake Input Block Diagram

Features

- High-Voltage inputs with a 3 V (typ.) threshold voltage.
- Wake-up capability for power saving modes.
- Edge sensitive wake feature low to high and high to low.
- Pull-up and Pull-down current sources, configurable via SPI.
- In Normal Mode and Stop Mode the level of the WKx pin can be read via SPI.



High-Voltage Wake Input

7.2 High-Voltage Wake Function

7.2.1 Functional Description

The wake inputs pin are edge-sensitive inputs with a switching threshold of typically 3 V. Both transitions, high to low and low to high, result in a signalization by the device. The signalization occurs either in triggering the interrupt in Normal Mode and Stop Mode or by a wake up of the device in Sleep Mode and Fail-Safe Mode.

A filter time tFWKx is implemented to avoid an unintentional wake-up due to transients or EMC disturbances in static sense configuration.

The filter time (tFWKx) is triggered by a level change crossing the switching threshold and a wake signal is recognized if the input level will not cross again the threshold during the selected filter time.

Figure 18 shows a typical wake-up timing and filtering of transient pulses.




Figure 18 Wake-up Filter Timing for Static Sense

The wake-up capability for the WKx pin can be enabled or disabled via SPI command.

A wake event via the WKx pin can always be read in the register **WK_STAT**.

The actual voltage level of the WKx pin (low or high) can always be read in Normal Mode, Stop Mode and Init Mode in the register WK_LVL_STAT.

7.2.2 Wake Input Configuration

To ensure a defined and stable voltage levels at the internal comparator input it is possible to configure integrated current sources via the SPI register **WK_CTRL**.

WKx_PUPD_	WKx_PUPD_	Current Sources	Note
1	0		
0	0	no current source	WK input is floating if left open (default setting)
		Source	
0	1	pull-down	WK input internally pulled to GND



High-Voltage Wake Input

WKx_PUPD_	WKx_PUPD_	Current Sources	Note
1	0		
1	0	pull-up	WK input internally pulled to internal 5V supply
1	1	Automatic switching	If a high level is detected at the WK input the pull-up source is activated, if low level is detected the pull down is activated.

Table 13Pull-Up / Pull-Down Resistor (cont'd)

Note: If a WK input is not used, the respective WK input must be tied to GND on board to avoid unintended floating state of the pin.

One additional configuration is related the filter time of each Wake-up module. The bits **WK_FILT** permit to set the filter time in static sensing.

Note: When the device mode is changed to normal (from INIT), in case of static sense, if the WK pin is set, the WK_STAT register is set in this time (also the interrupt pin).

High-Voltage Wake Input



7.3 Electrical Characteristics

Table 14 Electrical Characteristics

 V_{SINT} = 5.5 V to 28 V; T_j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
WK4 Input Pin Charac	teristics							
Wake-up/monitoring threshold voltage falling	V _{WKx_th,f}	2.5	3	3.5	V	without external serial resistor R _s	P_10.3.1	
Wake-up/monitoring threshold voltage rising	V _{WKx_th,r}	3	3.5	4	V	without external serial resistor R _S	P_10.3.2	
Threshold hysteresis	V _{WKx_th,hys}	0.4	0.6	0.85	V	without external serial resistor R _s	P_10.3.3	
WK pin Pull-up Current	I _{PU_WKx}	-20	-10	-3	μA	<i>V</i> _{WKx} = 4 V	P_10.3.4	
WK pin Pull-down Current	I _{PD_WKx}	3	10	20	μA	V _{WKx} = 2.5 V	P_10.3.5	
Input leakage current	I _{LK,lx}	-2		2	μΑ	0 V < V _{WKx} < 40 V; Pull-up / Pull-down disabled	P_10.3.6	
Timing								
Wake-up filter time 1	t _{FWK1}	12	16	22	μs	1)	P_10.3.16	
Wake-up filter time 2	t _{FWK2}	50	64	80	μs	1)	P_10.3.17	

1) Not subject to production test, tolerance defined by internal oscillator tolerance.



Interrupt Function

8 Interrupt Function

8.1 Block and Functional Description




Figure 19 Interrupt Block Diagram

The interrupt is used to signalize special events in real time to the microcontroller. The interrupt block is designed as a push/pull output stage as shown in **Figure 19**. An interrupt is triggered and the INTN pin is pulled low (active low) for t_{INTN} in Normal Mode and Stop Mode and it is released again once t_{INTN} is expired. The minimum high-time of INTN between two consecutive interrupts is t_{INTND} . An interrupt does not cause a device mode change.

Two different interrupt generation methods are implemented:

- Interrupt Mask: One dedicated register (INT_MASK) is intended to enable or disable set of interrupt sources. The interrupt sources follow the SPI Status Information Field. In details:
 - SUPPLY_STAT: "OR" of all bits on SUP_STAT register except POR, VCC1_UV, VCC1_SC, VCC1_OV
 - TEMP_STAT: "OR" of all bits on THERM_STAT register except TSD2
 - BD_STAT: "OR" of all bits on DSOV register
 - SPI_CRC_FAIL: or between SPI_FAIL and CRC_FAIL bits on DEV_STAT register.
- Wake-up events: all wake-up events stored in the wake status SPI register WK_STAT only in case the corresponding input was configured as wake-up source. The wake-up sources are:
 - The wake-up sources
 - via WK pin
 - via TIMERx (cyclic wake)
 - via LSx_DSOV_BRK if any of the brake-feature is enabled

The methods are both available at the same time.

- Note: The errors which will cause Restart or Fail-Safe Mode (VCC1_UV, VCC1_SC, VCC1_OV, TSD2) are the exceptions of an INTN generation. Also the bit POR will not generate interrupts. If the above mentioned bits are not cleared after the device is back in Normal Mode or Stop Mode, the INTN is periodically generated (Register based cyclic interrupt generation).
- *Note: Periodical interrupts are only generated by CRC fail and SPI fail from DEV_STAT register.*



Interrupt Function

Note: During Restart Mode the SPI is blocked and the microcontroller is in reset. Therefore the INTN will not

be in Restart Mode, which is the same behavior in Fail-Safe Mode or Sleep Mode. In addition to this behavior, INTN will be triggered when Stop Mode is entered and not all wake source bits

were cleared in the WK_STAT register and also the LSx_DSOV_BRK bits in the DSOV register.

The SPI status registers are updated at every falling edge of the INTN pulse. All interrupt events are stored in the respective register until the register is cleared via SPI command. A second SPI read after reading out the respective status register is optional but recommended to verify that the interrupt event is not present anymore. The interrupt behavior is shown in **Figure 20**.

The INTN pin is also used during Init Mode to select the Software Development Mode entry. See **Chapter 5.2** for further information.

In case of pending INTN event (SPI Status registers are not cleared after INTN event), additional periodical INTN events are generated as shown in **Figure 21**.

The periodical INTN events generation can be disabled via SPI command using INTN_CYC_EN bit.




Figure 20 Interrupt Signalization Behavior

Note: For two or more interrupt events at the same time, when INTN pin is low the same time, it will not start multiple toggling.



Interrupt Function




Figure 21 Interrupt Signalization Behavior in case of pending INTN events

Interrupt Function



8.2 Electrical Characteristics

Table 15 Electrical Characteristics

 V_{SINT} = 5.5 V to 28 V; T_{j} = -40°C to +150°C; Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Value	s	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Interrupt Output; Pin INT	'N					-	
INTN High Output Voltage	V _{intn,h}	0.8 × V _{CC1}	-	-	V	$^{1)}I_{INTN} = -2 \text{ mA};$ INTN = off	P_11.2.8
INTN Low Output Voltage	V _{INTN,L}	-	-	0.2 × V _{CC1}	V	$^{1)}I_{INTN} = 2mA;$ INTN = on	P_11.2.9
INTN Pulse Width	t _{INTN}	80	100	120	μs	2)	P_11.2.3
INTN Pulse Minimum Delay Time	t _{intnd}	80	100	120	μs	²⁾ between consecutive pulses	P_11.2.4
Pulse in case of pending INTN	t _{INTN_PUL} se	4	5	6	ms	²⁾ between consecutive pulses	P_11.2.5
SDM Select; Pin INTN							
Config Pull-up Resistance	R _{SDM}	30	60	100	kΩ	<i>V</i> _{INTN} = 1.0 V	P_11.2.10

				V _{INTN} – 1.0 V	
Config Select Filter Time t _{SDM_F} 50	64	80	μs	2)	P_11.2.7

1) Output Voltage Value also determines device configuration during Init Mode.

2) Not subject to production test, tolerance defined by internal oscillator tolerance.



9 Gate Drivers

The TLE9185QXV33 integrates six floating gate drivers capable of controlling a wide range of N-channel MOSFETs. They are configured as three high-sides and three low-sides, building three half-bridges.




Figure 22 Half-bridge gate driver - Block diagram

This section describes the MOSFET control in static activation and during PWM operation.

Note: PWMx mentioned in this chapter refer to the PWMx pins and signal used by the bridge driver to control the external MOSFETs.

9.1 MOSFET control

Depending on the configuration bits HBxMODE[1:0] (refer to **HBMODE**), **CPEN**, each high-side and low-side MOSFETs can be:

- Kept off with the passive discharge.
- Kept off actively.



Gate Drivers

- Activated (statically, no PWM, HBx_PWM_EN = 0).
- Activated in PWM mode (HBx_PWM_EN = 1).

Refer to **Table 16** for details.

CPEN	HBxMODE[1:0] ¹⁾	Configuration of HSx/LSx ¹⁾
CPEN = 0	Don't care	All MOSFETs are kept off by the passive discharge
CPEN = 1	00 _B	HBx MOSFETs are kept off by the passive discharge
CPEN = 1	01 _B	LSx MOSFET is ON, HSx MOSFET is actively kept OFF
CPEN = 1	10 _B	HSx MOSFET is ON, LSx MOSFET is actively kept OFF
CPEN = 1	11 _B	LSx and HSx MOSFETs are actively kept OFF with IHOLD
1) $y = 1$ 2		

Table 16 Half-bridge mode selection

1) $x = 1 \dots 3$

9.2 Static activation

In this section, we consider the static activation of the high-side and low-side MOSFET of the half-bridge x: HBx_PWM_EN= 0 (in **ST_ICHG**) and **CPEN** = 1.

The low-side or high-side MOSFET of HBx is statically activated (no PWM) by setting HBxMODE[1:0] to respectively (0,1) or (1,0).

The configured active cross-current protection and the Drain-Source overvoltage blank times for the Half-Bridge x are noted $t_{\text{HBxCCP ACTIVE}}$ and $t_{\text{HBxBLANK ACTIVE}}$.

The charge and discharge currents applied to the static controlled Half-Bridge x are noted ICHGSTx (**ST_ICHG**).

IHARDOFF is the maximum current that the gate drivers can sink (150 mA typ.). This current is used to keep a MOSFET off, when the opposite MOSFET of the same half-bridge is being turned on. This feature reduces the risk of parasitic cross-current conduction.

ICHGSTx is the current sourced, respectively sunk, by the gate driver to turn-on the high-side x or low-side x. ICHGSTx is configured in the control register **ST_ICHG**.

ICHGSTx[3:0]	Nom. charge current [mA]	Nom. discharge current [mA]	Max. deviation to typ. values
0000 _B	0.5 (I _{CHG0})	0.5 (I _{DCHG0})	+/- 60%
0001 _B	1.8 (<i>I</i> _{CHG4})	1.8 (I _{DCHG4})	+/- 60 %
0010 _B	4.7 (I _{CHG8})	4.7 (I _{DCHG8})	+/- 60 %
0011 _B	9.4 (I _{CHG12})	9.4 (I _{DCHG12})	+/- 60 %
0100 _B	15.3 (<i>I</i> _{CHG16})	15.1 (I _{DCHG16})	+/- 40 %
0101 _B	23 (I _{CHG20})	22.5 (I _{DCHG20})	+/- 40 %
0110 _B	31.6 (<i>I</i> _{CHG24})	30.9 (<i>I</i> _{DCHG24})	+/- 40 %
0111 _B	41.6 (<i>I</i> _{CHG28})	40.8 (<i>I</i> _{DCHG28})	+/- 40%

Table 17Static charge currents



ICHGSTx[3:0]	Nom. charge current [mA]	Nom. discharge current [mA]	Max. deviation to typ. values
1000 _B	52.5 (I _{CHG32})	51.5 (I _{DCHG32})	+/- 30 %
1001 _B	63.6 (<i>I</i> _{CHG36})	62.4 (I _{DCHG36})	+/- 30 %
1010 _B	75.2 (<i>I</i> _{CHG40})	73.7 (I _{DCHG40})	+/- 30 %
1011 _B	87.1 (<i>I</i> _{CHG44})	85.5 (I _{DCHG44})	+/- 30 %
1100 _B	99.5 (I _{CHG48})	97.7 (I _{DCHG48})	+/- 30 %
1101 _B	112.2 (<i>I</i> _{CHG52})	110.8 (I _{DCHG52})	+/- 30 %
1110 _B	125.3 (I _{CHG56})	124.5 (I _{DCHG56})	+/- 30 %
1111 _B	139 (/ _{CHG60})	138.7 (I _{DCHG60})	+/- 30 %

Table 17 Static charge currents (cont'd)

IHOLD is the hold current used to keep the gate of the external MOSFETs in the desired state. This parameter is configurable with the IHOLD control bit in **GENCTRL**.

If the control bit IHOLD = 0:

- A MOSFET is kept ON with the current *I*_{CHG15}.
- A MOSFET is kept OFF with the current *I*_{DCHG15}.

If the control bit IHOLD = 1:

- A MOSFET is kept ON with the current I_{CHG20}.
- A MOSFET is kept OFF with the current I_{DCHG20} .

9.2.1 Static activation of a high-side MOSFET

Turn-on with cross-current protection

If LSx is ON (HBxMODE[1:0] = 01_B), before the activation of HSx (HBxMODE[1:0] = 10_B) then the high-side MOSFET is turned on after a cross-current protection time (refer to **Figure 23**):

- After the CSN rising edge and for the duration $t_{\text{HBxCCP ACTIVE}}$:
 - The high-side MOSFET is kept OFF with the current -ICHGSTx.
 - The gate of the low-side MOSFET is discharged with the current -ICHGSTx.
- At the end of $t_{\text{HBxCCP ACTIVE}}$ and for the duration $t_{\text{HBxBLANK ACTIVE}} + t_{\text{FVDS}}$:
 - The gate of the high-side MOSFET is charged with the current ICHGSTx.
 - Low-side MOSFET is kept OFF with the current -IHARDOFF (hard off phase).
- At the end of *t*_{FVDS}:
 - The drive current of the high-side MOSFET is reduced to IHOLD.
 - The drive current of the low-side MOSFET is set to -IHOLD.



Gate Drivers




Figure 23 Turn-on of a high-side MOSFET with cross-current protection

Note: The CSN rising edge must be synchronized with the device logic. Therefore SPI commands are executed with a delay of up to 3 µs after the CSN rising edge.



Turn-on without cross-current protection

If LSx is OFF (HBxMODE[1:0] = 11_B), before the activation of HSx (HBxMODE[1:0] = 10_B), then the high-side MOSFET is turned on without cross-current protection (refer to **Figure 24**):

- right after the CSN rising edge and for a duration $t_{\text{HBxBLANK ACTIVE}} + t_{\text{FVDS}}$:
 - The gate of the high-side MOSFET is charged with the current ICHGSTx.
 - The low-side MOSFET is kept OFF with the current -IHARDOFF.
- At the end of t_{FVDS}:
 - The drive current of the high-side MOSFET is reduced to IHOLD.
 - The drive current of the low-side MOSFET is set to -IHOLD.




Figure 24 Turn-on of a high-side MOSFET without cross-current protection

Note: The CSN rising edge must be synchronized with the device logic. Therefore SPI commands are executed with a delay of up to 3 µs after the CSN rising edge.



9.2.2 Static activation of a low-side MOSFET

The description of the static activation of a low-side x differs from the description of **Chapter 9.2.1** only by exchanging high-side x and low-side x.

9.2.3 Turn-off of the high-side and low-side MOSFETs of a half-bridge

When the TLE9185QXV33 receives a SPI command to turn-off both the high-side and low-side MOSFETs of the half-bridge x (HBxMODE[1:0] = (0,0) or (1,1)):

- The gate of HSx and LSx are discharged with the current -ICHGSTx for the duration $t_{\text{HBxCCP ACTIVE}}$ (Figure 25).
- At the end of $t_{\text{HBxCCP ACTIVE}}$, the drive current of HSx and LSx are reduced to -IHOLD.




Figure 25 Turn-off of the high-side and low-side MOSFETs of a half-bridge

Note: The CSN rising edge must be synchronized with the device logic. Therefore SPI commands are executed with a delay of up to 3 µs after the CSN rising edge.



9.3 PWM operation

The half-bridge can be controlled in PWM using either three or six PWM inputs.

The TLE9185QXV33 offers the possibility to detect the active and the freewheeling (FW) MOSFET in each halfbridge.

9.3.1 Determination of the active and freewheeling MOSFET

If EN_GEN_CHECK = 1, right before each MOSFET activation, the device detects which MOSFET of the halfbridge is the active MOSFET and which MOSFET is the free-wheeling (FW) MOSFET:

- If VSHx > VS VSHH: The high-side MOSFET is the FW MOSFET and the low-side MOSFET is the active MOSFET.
- If VSHx < VSHL: Then the low-side MOSFET is the FW MOSFET and the high-side MOSFET is the active MOSFET.
- If VSHL < VSHx < VSHH: No clear distinction between the active FW MOSFET and the active MOSFET. The next MOSFET to be turned on is turned on as if it was the active MOSFET.

If **EN_GEN_CHECK** = 0, the detection of the active and FW MOSFET is disabled. The PWM MOSFET is considered as the active MOSFET.

Figure 26 shows the detection of the active and of the FW MOSFET.




Figure 26 Detection of the active and FW MOSFET - Principle

9.3.2 Configurations in PWM mode

The following sections describe the different control schemes in PWM mode.

Active gate control (AGC)

The active gate control is configured by the control bits AGC[1:0]. The control scheme during the pre-charge and pre-discharge phases of:

- The active MOSFET (EN_GEN_CHECK=1).
- The PWM MOSFET (EN_GEN_CHECK=0).

can be selected.

The following settings are possible:

- Adaptive gate control (AGC[1:0] = (1,0) or (1,1), see GENCTRL): In this mode a pre-charge current and a predischarge current are applied to the gate of the controlled MOSFET. These currents are used to regulate effective the turn-on and turn-off delays to the respective target values.
- No adaptive gate control (AGC[1;0] = (0,0)): in this mode, the pre-charge and pre-discharge phases are deactivated.
- No adaptive gate control (AGC[1;0] = (0,1)). In this mode:
 - During the pre-charge phase, the MOSFET is discharged with the configured current IPCHGINIT (HB_PCHG_INIT).
 - During the pre-discharge phase, the MOSFET is discharged with the configured current IPDCHGINIT (HB_PCHG_INIT).

Active free-wheeling (AFW)

The active free-wheeling is activated for HBx if these conditions are fulfilled:

- AFWx = 1 (HBMODE)
- HBx_PWM_EN = 1 (HBMODE)
- **PWM_NB** = 0

If AFWx = 1, a cross-current protection time is applied to HBx (set by **CCP_BLK**) during the PWM operation. If AFWx = 0, no cross current protection is applied to HBx during the PWM operation.

The active free-wheeling reduces the power dissipation of the free-wheeling MOSFET. If an active MOSFET is OFF, the opposite MOSFET of the same half-bridge is actively turned on. Refer to **Figure 30** and **Figure 31**.

Note: It is recommended to configure tPCHGx < tHBxBLANK Active and tPDCHGx < tHBxCCP Active (Refer to **TPRECHG** and **CCP_BLK**) independently from the AGC settings.



Gate Drivers

Post-charge

A post-charge is initiated if POCHGDIS is set to 0 (**GENCTRL**) to reach the minimum MOSFET Rdson:

- POCHGDIS = 0: After the charge phase, the control signal for the charge current of LSx is increased by one current step at every bridge driver clock cycle (BDFREQ) to ICHGMAXx. Refer to Figure 27
- **POCHGDIS** = 1: The post-charge phase is disabled. The charge current is kept to the ICHGx




Figure 27 PWM overview - AGC = 10_B or 11_B , POCHGDIS=0 (post-charge enabled)




Figure 28 PWM overview - AGC = 10_B or 11_B , POCHGDIS=1 (post-charge disabled)

Abbreviation	Definition
Suffix x	Related to the half-bridge x.
VGS_HSx	Gate-Source voltage of high-side MOSFET x.
IGS_HSx	Gate current of high-side MOSFET x. IGS_HSx is positive when the current flows out of GHx.
VGS_LSx	Gate-Source voltage of low-side MOSFET x.
IGS_LSx	Gate current of low-side MOSFET x. IGS_LSx is positive when the current flows out of GLx.
tPWM_SYNCH	Synchronization delay between external and internal PWM signal.
tHBxCCP ACTIVE	Active cross-current protection time of HBx. See control register CCP_BLK.
tHBxBLANK ACTIVE	Active Drain-source overvoltage blank time of HBx. See control register and CCP_BLK.
tHBxCCP FW	Freewheeling cross-current protection time of HBx. See control register CCP_BLK .

Table 18	Abbreviations for adaptive turn-	on and turn-off phases in PWM	configuration
----------	----------------------------------	-------------------------------	---------------

TLE9185QXV33





Gate Drivers

Table 18 Abbreviations for adaptive turn-on and turn-off phases in PWM configuration (confid)	Table 18	Abbreviations for adaptive turn-on and turn-off phases in PWM configuration (cont'd)
---	----------	--

Abbreviation	Definition					
tHBxBLANK FW	Freewheeling drain-source overvoltage blank time of HBx. See control register and CCP_BLK .					
PWMz	External PWM signal applied to the input pin PWMz.					
ICHGMAXx	Maximum drive current of the half-bridge x during the pre-charge and pre-discharge phases. See control register HB_ICHG_MAX . IPRECHGx and IPREDCHGx are limited to ICHGMAXx.					
IPRECHGx	RECHGxPre-charge current sourced by the gate driver to the active MOSFET of the half-brix during tPCHGx (TPRECHG).Internal and self-adaptive parameter (if AGC[1:0] = (1,0) or (1,1), GENCTRL).IPRECHGx is clamped between I_{CHG0} (0.5 mA typ.) and ICHGMAXx.					
IPCHGINITx Initial value of IPRECHGx. Refer to HB_PCHG_INIT .						
IPREDCHGx	GxPre-discharge-current sunk by the gate driver mapped to the half-bridge x during tPDCHGx.Internal and self-adaptive parameter (if AGC[1:0] = (1,0) or (1,1), GENCTRL).IPREDCHGx is clamped between I_{DCHG0} (0.5 mA typ.) and ICHGMAXx.					
IPDCHGINITx	Initial value of IPREDCHGx. Refer to HB_PCHG_INIT.					
ICHGx	Current sourced by the gate driver to the active MOSFET of the half-bridge x during the charge phase. See control register HB_ICHG .					
IDCHGx	Current sunk by the gate driver to turn-off the active MOSFET of the half-bridge x during the discharge phase. See control register HB_ICHG .					
ICHGFWx	Current sourced or sunk by the gate driver to turn on / turn off the freewheeling MOSFET of the half-bridge x . See control register HB_ICHG .					
tPCHGx	Duration of the pre-charge phase of half-bridge x. tPCHGx is configurable by SPI. See control register TPRECHG .					
tPDCHGx	DCHGx Duration of the pre-discharge phase of half-bridge x. tPDCHGx is configurable by SPI. See control register TPRECHG .					
tDONx	Turn-on delay of the active MOSFET of HBx.					
tDOFFx	Turn-off delay of the active MOSFET of HBx.					
IHOLD	Hold current sourced or sunk by the gate driver to keep the MOSFET in the desired state. See IHOLD control bit in GENCTRL .					
IHARDOFF	IHARDOFF is the maximum current that the gate drivers can sink. It corresponds to the discharge current when IDCHGx[5:0] = 63 _D (150 mA typ.).					
TFVDS	Drain-Source overvoltage filter time. See LS_VDS.					

9.3.3 PWM operation with 3 PWM inputs

Each half bridge are controlled by one input if PWM_NB = 0 (see **CSA**) and HBx_PWM_EN (see **HBMODE**):

- PWM1/CRC controls HB1
- PWM3 controls HB2
- PWM5 controls HB3



Gate Drivers




Figure 29 Half-bridge PWM control with three PWM inputs, PWM_NB = 0

PWM_NB	HBxPWM_ EN ¹⁾	HBxMODE ¹⁾	AFW	Half-bridge x settings ¹⁾
0	Don't care	00 _B	Don't care	LSx and HSx MOSFETs are kept OFF by the passive discharge
0	1	01 _B	0	PWM signal applied to LSx PWM signal = 1: LSx, ON, HSx OFF PWM signal = 0: LSx OFF, HS x OFF
0	1	10 _B	1	PWM signal applied to HSx PWM signal= 1: HSx, ON, LSx OFF PWM signal = 0: HSx OFF, LS x ON
0	Don't care	11 _B	Don't care	LSx and HSx MOSFETs are actively kept OFF

Table 19	Half-bridge PWM settings with 3 PWM inputs
----------	--

1) x = 1 to 3

9.3.3.1 Control signals with active free-wheeling (AFWx = 1)

This section describes the MOSFET control signals with active freewheeling and HS PWM:

- The HS PWM MOSFET is the active MOSFET (Chapter 9.3.3.1.1).
- The HS PWM MOSFET is the free-wheeling MOSFET (Chapter 9.3.3.1.2).

9.3.3.1.1 The PWM MOSFET is the active MOSFET

This section shows the control signals of the MOSFET when the PWM is the active MOSFET.



Gate Drivers




Figure 30 Turn-on of an active MOSFET in PWM mode with active gate control, HS PWM, HS as active MOSFET, LS as FW MOSFET. PWM_NB =0 (one PWM input per HB), HBxMODE = 10_B (HS PWM), AGC = 01_B or 10_B (Active Gate Control), EN_GEN_CHECK=1 (detection of active / FW MOSFET), AFWx = 1 (active freewheeling for HBx is activated)



Gate Drivers




Figure 31 Turn-off of an active MOSFET in PWM mode with active gate control, HS PWM, HS as active MOSFET, LS as FW MOSFET. PWM_NB =0 (one PWM input per HB), HBxMODE = 10_B (HS PWM), AGC = 01_B or 10_B (Active Gate Control), EN_GEN_CHECK=1 (detection of active / FW MOSFET), AFWx = 1 (active freewheeling for HBx is activated)



9.3.3.1.2 The PWM MOSFET is the free-wheeling MOSFET

This section shows the control signals of the MOSFET when the PWM is the free-wheeling MOSFET.




Figure 32 PWM rising edge - PWM mode with active gate control, HS PWM (HBxMODE = 10_B), LS as active MOSFET, HS as FW MOSFET. PWM_NB =0 (one PWM input per HB), AGC = 01_B or 10_B (Active Gate Control), EN_GEN_CHECK=1 (detection of active / FW MOSFET), AFWx = 1 (active freewheeling for HBx is activated)



Gate Drivers




Figure 33 PWM falling edge - PWM mode with active gate control, HS PWM (HBxMODE = 10_B), LS as active MOSFET, HS as FW MOSFET. PWM_NB =0 (one PWM input per HB), AGC = 01_B or 10_B (Active Gate Control), EN_GEN_CHECK=1 (detection of active / FW MOSFET), AFWx = 1 (active freewheeling for HBx is activated)



9.3.3.2 Control signals with passive free-wheeling (AFWx = 0)

This section describes the MOSFET control signals with active freewheeling and HS PWM:

- The HS PWM MOSFET is the active MOSFET (Chapter 9.3.3.2.1).
- The HS PWM MOSFET is the free-wheeling MOSFET (Chapter 9.3.3.2.2).

9.3.3.2.1 The PWM MOSFET is the active MOSFET

This section shows the control signals of the MOSFET when the PWM is the active MOSFET.



Gate Drivers




Figure 34 Adaptive turn-on with high-side PWM, AGC[1:0] = (1,0) or (1,1), AFWx=0, POCHGDIS=0, the PWM MOSFET is the active MOSFET. PWM_NB=0.



Gate Drivers




Figure 35 Adaptive turn-off with high-side PWM, AGC[1:0] = (1,0) or (1,1), AFWx=0, POCHGDIS=0, the PWM MOSFET is the active MOSFET.PWM_NB=0.

9.3.3.2.2 The PWM MOSFET is the free-wheeling MOSFET

This section shows the control signals of the MOSFET when the PWM is the free-wheeling MOSFET.



Gate Drivers




Figure 36 PWM rising edge with adaptive control, EN_GEN_CHECK = 1 with high-side PWM, AGC[1:0] = (1,0) or (1,1), AFWx=0, POCHGDIS=0. The PWM MOSFET is the FW MOSFET. PWM_NB=0.



Gate Drivers




Figure 37 PWM falling edge with adaptive control, EN_GEN_CHECK = 1 with high-side PWM, AGC[1:0] = (1,0) or (1,1), AFWx=0, POCHGDIS=0. The PWM MOSFET is the FW MOSFET. PWM_NB=0.

9.3.3.3 Time modulation of pre-charge and pre-discharge times

If **DEEP_ADAP** =0:



Gate Drivers

- one single precharge current is applied during tPCHGx to regulate TDON
- one single precharge current is applied during tPDCHGx to regulate TDOFF


If **DEEP_ADAP** = 1 ("deep adaptation" or "time modulation") it is possible to:

- to divide the precharge phase in two parts, during which two different precharge currents can be applied
- to divide the predischarge phase in two parts, during which two different precharge currents can be applied

Figure 38 describes the principle of the time modulation applied to the precharge phase. The same principle is also applied for the regulation of the pre-discharge phase.



Gate Drivers





9.3.3.4 Operation at high and low duty cycles

In the particular cases where the on-time is shorter than tHBxCCP FW or the off-time of the PWM signal is shorter than tHBxCCP Active:

- No distinction between active MOSFET and FW MOSFET is possible. Therefore PWM MOSFET (selected by HBxMODE[1:0]) is controlled as active MOSFET.
- The MOSFET opposite to the PWM MOSFET stays off (passive FW)

9.3.3.5 Measurements of the switching times

The effective switching times in PWM operation:

- of the PWM MOSFET if **EN_GEN_CHECK** = 0
- of the active MOSFET if EN_GEN_CHECK = 1

are reported in the registers:

EFF_TDON_OFF1,EFF_TDON_OFF2,EFF_TDON_OFF3.

If the end of the rise time for a given MOSFET is not detected before t_{HBxBLANK} Active elapses, then the corresponding status register reports an effective rise time equal to zero.

If the end of the fall time for a given MOSFET is not detected before t_{HBxCCP} Active active elapses, then the corresponding status register reports an effective fall time equal to zero.

The device cannot measure the switching times t_{DON} , t_{DOFF} , t_{RISE} and t_{FALL} at very high and very low duty cycles: $t_{\text{ON}} < t_{\text{HBxCCP}}$ FW and $t_{\text{OFF}} < t_{\text{HBxCCP}}$ active. In this case, the corresponding registers report effective t_{DON} , t_{DOFF} , t_{RISE} and t_{FALL} equal to zero.



9.3.4 PWM operation with 6 PWM inputs

Each high-side MOSFET and each low-side MOSFET is controlled by one PWM input. if PWM_NB is set to 1 (see **CSA**) and HBx_PWM_EN are set to 1 (see **HBMODE**). Refer to **Table 20**.




Figure 39 Half-bridge PWM control with six PWM inputs, PWM_NB = 1

Table 20 Half-bridge P	WM settings with 6 PWM inputs (PWM	1_NB = 1)FW and Active MOSFET
------------------------	------------------------------------	-------------------------------

PWM_NB	HBx_PWM _EN ¹⁾	HBxMODE ¹⁾	Half-bridge x settings ¹⁾
1	Don't care	00 _B	LSx and HSx MOSFETs are kept OFF by the passive discharge (default)
1	1	01 _B	HBx is controlled by its PWM inputs
			 If EN_GEN_CHECK = 0: LSx is always considered as the active MOSFET
			 If EN_GEN_CHECK = 1: The active and the FW MOSFETs are detected according to Chapter 9.3.1, independently from HBxMODE
1	1	10 _B	HBx is controlled by its PWM inputs
			 If EN_GEN_CHECK = 0: HSx is always considered as the active MOSFET
			 If EN_GEN_CHECK = 1: The active and the FW MOSFETs are detected according to Chapter 9.3.1 independently from HBxMODE
1	Don't care	11 _B	LSx and HSx MOSFETs are actively kept OFF

1) x = 1 to 3



Table 21 PWM Control of HS1 and LS1, PWM_ND = 1, HB1_PWM_EN = 1				
HB1MODE[1:0]	PWM1/CRC	PWM2	HS1	LS1
01	Low	Low	OFF	OFF
01	Low	High	ON	OFF
01	High	Low	OFF	ON
01	High	High	OFF	OFF
10	Low	Low	OFF	OFF
10	Low	High	OFF	ON
10	High	Low	ON	OFF
10	High	High	OFF	OFF

Table 21 PWM Control of HS1 and LS1, PWM_NB = 1, HB1_PWM_EN = 1

Table 22 PWM Control of HS2 and LS2, PWM_NB = 1, HB2_PWM_EN = 1

HB2MODE[1:0]	PWM3	PWM4	HS2	LS2
01	Low	Low	OFF	OFF
01	Low	High	ON	OFF
01	High	Low	OFF	ON
01	High	High	OFF	OFF
10	Low	Low	OFF	OFF
10	Low	High	OFF	ON
10	High	Low	ON	OFF
10	High	High	OFF	OFF

Table 23 PWM Control of HS3 and LS3, PWM_NB = 1, HB3_PWM_EN = 1

HB3MODE[1:0]	PWM5	PWM6	HS3	LS3
01	Low	Low	OFF	OFF
01	Low	High	ON	OFF
01	High	Low	OFF	ON
01	High	High	OFF	OFF
10	Low	Low	OFF	OFF
10	Low	High	OFF	ON
10	High	Low	ON	OFF
10	High	High	OFF	OFF

Figure 40 shows the PWM control of HBx in PWM (HBx_PWM_EN = 1): Turn-off of the FW MOSFET (low-side MOSFET in this case) followed by the activation of the active MOSFET (high-side MOSFET in this case)¹⁾ with PWM_NB = 1, AGC[1:0]=01_B or 10_B, **POCHGDIS** = 0 (post-charge enabled).

This control scheme is applicable for the following cases:

¹⁾ If the synchronized HS PWM rising edge occurs after tHBxCCP FW and before the end of tOFF timeout FW, then the LS MOSFET is discharged with IHARDOFF and the HS is turned on, when the HS PWM rising edge is detected





Gate Drivers

- 1. **EN_GEN_CHECK** = 0 (detection of FW/Active MOSFET disabled); HBxMODE[1:0] = 10_B (HS MOSFET is considered as active MOSFET by default).
- EN_GEN_CHECK = 1 (detection of active / FW MOSFET enabled); HS MOSFET detected as active MOSFET; HBxMODE[1:0] = 01_B or10_B.
- *Note:* If the synchronized HS PWM rising edge occurs before the end of tHBxCCP active, then the device prevents an activation of the HS MOSFET until tHBxCCP FW elapses. In other words, the HS PWM rising edge is ignored until the end of tHBxCCP FW.











Gate Drivers

Figure 41 shows the PWM control of HBx in PWM (HBx_PWM_EN = 1): Turn-off of the active MOSFET (high-side MOSFET in this case) followed by the activation of the FW MOSFET low-side MOSFET in this case) with PWM_NB = 1, AGC[1:0] = 01_B or 10_B , **POCHGDIS** = 0 (post-charge enabled).

This control scheme is applicable for the following cases:

- 1. **EN_GEN_CHECK** = 0 (detection of FW/Active MOSFET disabled); HBxMODE[1:0] = 10_B (HS MOSFET is considered as active MOSFET by default).
- EN_GEN_CHECK = 1 (detection of active / FW MOSFET enabled); HS MOSFET detected as active MOSFET; HBxMODE[1:0] = 01_B or 10_B.
- *Note:* If the synchronized LS PWM rising edge occurs before the end of tHBxCCP active, then the device prevents an activation of the LS MOSFET until tHBxCCP active elapses. In other words, the LS PWM rising edge is ignored until the end of tHBxCCP active.



Gate Drivers




Figure 41 Turn-off of an active MOSFET in PWM mode with active gate control, HS as active MOSFET, LS as FW MOSFET. two PWM inputs per half-bridge, active gate control enabled. PWM_NB=1.

9.3.5 Status bits for regulation of turn-on and turn-off delay times

The control bits TDREGx (**TDREG**) indicate if tDONx and tDOFFx of the half-bridge x, using the adaptive control scheme (**AGC** = 10_B or 11_B), are in regulation.



The half-bridge x is considered in regulation if one of the following conditions is met:

- Condition 1: The effective turn-on and turn-off delays are equal to the configured delays for at least eight cumulative PWM cycle (HBx tDON counter ≥ 8 and HBx tDOFF counter ≥ 8). For each PWM cycle
 - if $tDONxEFF^{1)} = TDONx^{2}$, x = 1.. 3, HBx tDON counter is incremented
 - if $tDONxEFF^{1)} \neq TDONx^{2}$, x = 1.. 3, HBx tDON counter is decremented
 - if $tDOFFxEFF^{1} = TDOFFx^{3}$, x = 1.. 3, HBx tDOFF counter is incremented
 - if tDOFFxEFF ¹⁾ \neq TDOFFx³⁾, x = 1.. 3, HBx tDOFF counter is decremented
- Condition 2: The error between the effective delays ((tDONxEFF-TDONx) and(tDOFFxEFF-TDOFFx)) changes its sign three times consecutively

¹⁾ Refer to EFF_TDON_OFF1, EFF_TDON_OFF2, EFF_TDON_OFF3

²⁾ Refer to TDON_HB_CTRL

³⁾ Refer to **TDOFF_HB_CTRL**



Gate Drivers

9.3.6 Gate driver current

Each gate driver is able to source and sink currents from 0.5 mA to 150 mA, with 64 steps.




Figure 42 Configurable discharge currents in PWM operation



Gate Drivers

ICHGx[5:0],	Parameter	Nom. current [mA]	Max. deviation to nominal
PCHGINITx[5:0]			values [%]
000000 _B	I _{CHG0}	0.5	+/- 60%
000001 _B	I _{CHG1}	0.7	+/- 60 %
000010 _B	I _{CHG2}	1.0	+/- 60 %
000011 _B	I _{CHG3}	1.4	+/- 60 %
000100 _B	I _{CHG4}	1.8	+/- 60 %
000101 _B	I _{CHG5}	2.4	+/- 60 %
000110 _B	I _{CHG6}	3.0	+/- 60 %
000111 _B	I _{CHG7}	3.8	+/- 60 %
001000 _B	I _{CHG8}	4.7	+/- 55%
001001 _B	I _{CHG9}	5.8	+/- 55%
001010 _B	I _{CHG10}	6.9	+/- 55%
001011 _B	I _{CHG11}	8.1	+/- 55%
001100 _B	I _{CHG12}	9.4	+/- 55%
001101 _B	I _{CHG13}	10.8	+/- 55%
001110 _B	I _{CHG14}	12.2	+/- 40%
001111 _B	I _{CHG15}	13.7	+/- 40%
010000 _B	I _{CHG16}	15.3	+/- 40 %
010001 _B	I _{CHG17}	17.1	+/- 40 %
010010 _B	I _{CHG18}	19	+/- 40%
010011 _B	I _{CHG19}	21	+/- 40 %
010100 _B	I _{CHG20}	23	+/- 40%
010101 _B	I _{CHG21}	25	+/- 40 %
010110 _B	I _{CHG22}	27.1	+/- 40 %
010111 _B	I _{CHG23}	29.3	+/- 40 %
011000 _B	I _{CHG24}	31.6	+/- 40 %
011001 _B	I _{CHG25}	34	+/- 40 %
011010 _B	I _{CHG26}	36.5	+/- 40 %
011011 _B	I _{CHG27}	39	+/- 40 %
011100 _B	I _{CHG28}	41.6	+/- 40 %
011101 _B	I _{CHG29}	44.2	+/- 30 %
011110 _B	I _{CHG30}	46.9	+/- 30 %
011111 _B	I _{CHG31}	49.7	+/- 30 %
100000 _B	I _{CHG32}	52.5	+/- 30 %
100001 _B	I _{CHG33}	55.3	+/- 30 %
100010 _B	I _{CHG34}	58.1	+/- 30 %
100011 _B	I _{CHG35}	60.8	+/- 30 %

Table 24 Charge currents and initial precharge currents



Gate Drivers

Table 24	Charge currents and initial precharge currents (cont'd)
----------	--

ICHGx[5:0],	Parameter	Nom. current	Max. deviation to nominal			
PCHGINITx[5:0]	CHGINITx[5:0] name		values [%]			
100100 _B	I _{CHG36}	63.6	+/- 30 %			
100101 _B	I _{CHG37}	66.5	+/- 30 %			
100110 _B	I _{CHG38}	69.4	+/- 30 %			
100111 _B	I _{CHG39}	72.3	+/- 30 %			
101000 _B	I _{CHG40}	75.2	+/- 30 %			
101001 _B	I _{CHG41}	78.1	+/- 30 %			
101010 _B	I _{CHG42}	81.1	+/- 30 %			
101011 _B	I _{CHG43}	84.1	+/- 30 %			
101100 _B	I _{CHG44}	87.1	+/- 30 %			
101101 _B	I _{CHG45}	90.2	+/- 30 %			
101110 _B	I _{CHG46}	93.3	+/- 30 %			
101111 _B	I _{CHG47}	96.4	+/- 30 %			
110000 _B	I _{CHG48}	99.5	+/- 30 %			
110001 _B	I _{CHG49}	102.7	+/- 30 %			
110010 _B	I _{CHG50}	105.8	+/- 30 %			
110011 _B	I _{CHG51}	109	+/- 30 %			
110100 _B	I _{CHG52}	112.2	+/- 30 %			
110101 _B	I _{CHG53}	115.4	+/- 30 %			
110110 _B	I _{CHG54}	118.7	+/- 30 %			
110111 _B	I _{CHG55}	122	+/- 30 %			
111000 _B	I _{CHG56}	125.3	+/- 30 %			
111001 _B	I _{CHG57}	128.7	+/- 30 %			
111010 _B	I _{CHG58}	132.1	+/- 30 %			
111011 _B	I _{CHG59}	135.5	+/- 30 %			
111100 _B	I _{CHG60}	139	+/- 30 %			
111101 _B	I _{CHG61}	142.5	+/- 30 %			
111110 _B	I _{CHG62}	146	+/- 30 %			
111111 _B	I _{CHG63}	150	+/- 30 %			



Gate Drivers




Figure 43 Configurable discharge currents in PWM operation



Gate Drivers

IDCHG[5:0], PDCHGINITx[5:0]	Parameter name	Nom. current [mA]	Max. deviation to nominal values [%]
000000 _B	I _{DCHG0}	0.5	+/- 60%
000001 _B	I _{DCHG1}	0.7	+/- 60 %
000010 _B	I _{DCHG2}	1.0	+/- 60 %
000011 _B	I _{DCHG3}	1.4	+/- 60 %
000100 _B	I _{DCHG4}	1.8	+/- 60 %
000101 _B	I _{DCHG5}	2.4	+/- 60 %
000110 _B	I _{DCHG6}	3.0	+/- 60 %
000111 _B	I _{DCHG7}	3.8	+/- 60 %
001000 _B	I _{DCHG8}	4.7	+/- 60 %
001001 _B	I _{DCHG9}	5.8	+/- 60 %
001010 _B	/ _{DCHG10}	6.9	+/- 60 %
001011 _B	/ _{DCHG11}	8.1	+/- 60 %
001100 _B	I _{DCHG12}	9.4	+/- 60 %
001101 _B	I _{DCHG13}	10.7	+/- 60 %
001110 _B	I _{DCHG14}	12.1	+/- 40%
001111 _B	I _{DCHG15}	13.5	+/- 40%
010000 _B	/ _{DCHG16}	15.1	+/- 40 %
010001 _B	I _{DCHG17}	16.8	+/- 40 %
010010 _B	I _{DCHG18}	18.6	+/- 40%
010011 _B	I _{DCHG19}	20.5	+/- 40 %
010100 _B	I _{DCHG20}	22.5	+/- 40%
010101 _B	I _{DCHG21}	24.5	+/- 40 %
010110 _B	I _{DCHG22}	26.5	+/- 40 %
010111 _B	I _{DCHG23}	28.7	+/- 40 %
011000 _B	I _{DCHG24}	30.9	+/- 40 %
011001 _B	I _{DCHG25}	33.2	+/- 40 %
011010 _B	I _{DCHG26}	35.7	+/- 40 %
011011 _B	I _{DCHG27}	38.2	+/- 40 %
011100 _B	I _{DCHG28}	40.8	+/- 40 %
011101 _B	I _{DCHG29}	43.4	+/- 30 %
011110 _B	I _{DCHG30}	46.1	+/- 30 %
011111 _B	I _{DCHG31}	48.8	+/- 30 %
100000 _B	I _{DCHG32}	51.5	+/- 30 %
100001 _B	/ _{DCHG33}	54.2	+/- 30 %
100010 _B	I _{DCHG34}	56.9	+/- 30 %
100011 _B	/ _{DCHG35}	59.6	+/- 30 %

Table 25 Discharge currents and initial predischarge currents



Gate Drivers

Table 25	Discharge currents and initial predischarge currents (cont'd)
----------	---

IDCHG[5:0], PDCHGINITx[5:0]	Parameter name	Nom. current [mA]	Max. deviation to nominal values [%]		
100100 _B	I _{DCHG36}	62.4	+/- 30 %		
100101 _B	I _{DCHG37}	65.2	+/- 30 %		
100110 _B	I _{DCHG38}	68	+/- 30 %		
100111 _B	I _{DCHG39}	70.8	+/- 30 %		
101000 _B	I _{DCHG40}	73.7	+/- 30 %		
101001 _B	I _{DCHG41}	76.6	+/- 30 %		
101010 _B	I _{DCHG42}	79.5	+/- 30 %		
101011 _B	I _{DCHG43}	82.5	+/- 30 %		
101100 _B	I _{DCHG44}	85.5	+/- 30 %		
101101 _B	I _{DCHG45}	88.5	+/- 30 %		
101110 _B	I _{DCHG46}	91.5	+/- 30 %		
101111 _B	I _{DCHG47}	94.6	+/- 30 %		
110000 _B	I _{DCHG48}	97.7	+/- 30 %		
110001 _B	I _{DCHG49}	100.9	+/- 30 %		
110010 _B	I _{DCHG50}	104.2	+/- 30 %		
110011 _B	I _{DCHG51}	107.5	+/- 30 %		
110100 _B	I _{DCHG52}	110.8	+/- 30 %		
110101 _B	I _{DCHG53}	114.2	+/- 30 %		
110110 _B	I _{DCHG54}	117.6	+/- 30 %		
110111 _B	I _{DCHG55}	121	+/- 30 %		
111000 _B	I _{DCHG56}	124.5	+/- 30 %		
111001 _B	I _{DCHG57}	128	+/- 30 %		
111010 _B	I _{DCHG58}	131.5	+/- 30 %		
111011 _B	I _{DCHG59}	135.1	+/- 30 %		
111100 _B	I _{DCHG60}	138.7	+/- 30 %		
111101 _B	I _{DCHG61}	142.3	+/- 30 %		
111110 _B	I _{DCHG62}	145.8	+/- 30 %		
111111 _B	I _{DCHG63}	150	+/- 30 %		

9.4 Passive discharge

Resistors (R_{GGND}) between the gate of GHx and GND, and between GLx and GND, ensure that the external MOSFETs are turned off in the following conditions:

- V_{CC1} undervoltage
- HBxMODE = 00_B in Normal Mode
- **CPEN** = 0 in Normal Mode
- CSA Overcurrent detection with **OCEN** = 1 in normal mode

Gate Drivers



- VS overvoltage or VSINT overvoltage
- Charge pump undervoltage and charge pump blank time (t_{CPUVBLANK})
- Charge pump overtemperature (CP_OT)
- VDS overvoltage after active discharge in Normal Mode
- In Init Mode, Stop Mode, Fail Safe Mode, Restart Mode and Sleep Mode (exceptions for low-sides in parking braking and VS / VSINT overvoltage braking, refer to **Chapter 9.6** and **Chapter 10.9.3**)

9.5 Slam mode

The slam mode is applicable in Normal Mode.

If the SLAM bit is set in **BRAKE** register:

- 1. If HBxMODE = 01b or 10b, then the corresponding MOSFETs are actively turned off with their static discharge current during their respective tHBxCCP Active.
- 2. Then charge pump is deactivated independently from CPEN
- 3. Then PWM1/CRC input pin is mapped to LS1, LS2, LS3, independently from PWM_NB, HBxMODE and HBx_PWM_EN
 - a) If PWM1/CRC is High, then the low-side MOSFETs are turned on within t_{ON_BRAKE}.
 - b) If PWM1/CRC is Low, then the low-side MOSFETs are turned off within **t_{OFF_BRAKE}**.

There is also the possibility to disable selectively the LSx in SLAM mode.

9.6 Parking braking mode

If **PARK_BRK_EN** bit is set, while the device goes in Sleep Mode or in Stop Mode:

- 1. If HBxMODE = 01b or 10b, then the corresponding MOSFETs are actively turned off with their static discharge current during their respective tHBxCCP Active.
- 2. Then charge pump is deactivated independently from CPEN bit.
- 3. Then the passive discharge (R_{GGND}) of the low-sides is deactivated, the passive discharge of the high-sides are activated
- 4. If PWM1/CRC is High, then the low-side MOSFETs are turned on within t_{ON_BRAKE}.

Refer to **Chapter 10.9.2** for the protection of the of low-side MOSFETs against short circuits when the parking braking mode is activated.



Gate Drivers

9.7 Charge pump

A dual-stage charge pump supplies the gate drivers for the high-side and low-side MOSFETs. It requires three external capacitors connected between CPC1N and CPC1P, CPC2N and CPC2P, VS and CP.

The buffer capacitor between VS and CP must have a capacitance equal or higher than 470 nF.




Figure 44 Charge pump - Block diagram

Logic or normal level MOSFETs

The regulation of the charge pump outputs voltage can be configured depending on the type of MOSFET. **FET_LVL** = 0: Logic level MOSFETs are selected:

- VCP VS = V_{CP3} (11 V typ. at VS > 8 V).
- The high-side gate-source voltage GHx SHx is V_{GH4} ($V_S > 8$ V).
- The low-side gate-source voltage GLx SL is V_{GH3} ($V_S > 8$ V).

FET_LVL = 1: Normal level MOSFETs are selected:

- VCP VS = V_{CP1}(15 V typ. at VS > 8 V).
- The high-side and low-side gate-source voltage GHx SHx or GLx SL is V_{GH1} ($V_S > 8$ V).

CPSTGA = 0 (default, see **GENCTRL**), the device operates with the dual-stage charge pump.

If CPSTGA = 1, the device switches to single-stage or dual-stage charge pump automatically:

- If $V_{\rm S} > V_{\rm CPSO\,DS}$: the TLE9185QXV33 switches from a dual-stage to a single-stage charge pump.
- If $V_{\rm S} < V_{\rm CPSO SD}$: the TLE9185QXV33 switches from single-stage to dual-stage charge pump.

The operation with the single-stage charge pump reduces the current consumption from the VS pin.



Gate Drivers

9.8 Frequency modulation

A modulation of the charge pump frequency can be activated to reduce the peak emission.

The modulation frequency is set by the control bit FMODE in **GENCTRL**:

- FMODE = 0: No modulation.
- FMODE = 1: Modulation frequency = 15.6 kHz (default).



Gate Drivers

9.9 Electrical characteristics gate driver

The electrical characteristics related to the gate driver are valid for $V_{CP} > V_{S} + 8.5 \text{ V}$

Table 26 Electrical characteristics: gate drivers

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{i}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Comparators				1			
SHx High Threshold	V _{SHH}	V _s -2.6	-	V _s - 1.9	V		P_12.11.1
SHx Low Threshold	V _{SHL}	1.9	-	2.6	V	Referred to GND	P_12.11.2
SHx comparator delay	t _{SHx}	_	12	30	ns	1)	P_12.11.3
MOSFET Driver Output	1	I		1			
High Level Output Voltage GHx vs. SHx and GLx vs. SL	V _{GH1}	10	11.5	12.5	V	²⁾ $V_{\rm S} \ge 8 \text{ V}$, $C_{\rm Load} = 10 \text{ nF}$, $I_{\rm CP} = -12 \text{ mA}$, FET_LVL = 1	P_12.11.4
High Level Output Voltage GHx vs. SHx and GLx vs. SL	V _{GH2}	7	-	12.5	V	V _S = 6 V, C _{Load} = 10 nF, I _{CP} = -6 mA, FET_LVL = 1	P_12.11.5
High Level Output Voltage GLx vs. SL	V _{GH3}	10	-	12.5	V	³⁾ $V_{\rm S} \ge 6 \rm V$, $C_{\rm Load} = 10 \rm nF$, FET_LVL = 0	P_12.11.6
High Level Output Voltage GHx vs. SHx	V _{GH4}	8.5	10	12.5	V	²⁾ $V_{\rm S} \ge 8 \text{ V}$, $C_{\rm Load} = 10 \text{ nF}$, $I_{\rm CP} = -12 \text{ mA}$, FET_LVL = 0	P_12.11.7
High Level Output Voltage GHx vs. SHx	V _{GH5}	7	-	12.5	V	V _S = 6 V, C _{LOAD} = 10 nF, I _{CP} = -6 mA, FET_LVL =0	P_12.11.8
Charge current	I _{CHG0}	-60%	0.5	+60%	mA	ICHG = 0_D^{1} $C_{Load} = 2.2 \text{ nF}$ $V_S \ge 8V, V_{GS} \le V_{GS(ON)}^{4}$	P_12.11.7
Charge current	I _{CHG8}	-55%	4.7	+55%	mA	ICHG =8 $_{D}^{1)}$ $C_{Load} = 2.2 \text{ nF}$ $V_{S} \ge 8V, V_{GS} \le V_{GS(ON)}^{4)}$	P_12.11.7
Charge current	I _{CHG16}	-40%	15.3	+40%	mA	ICHG =16 $_{\rm D}^{10}$ $C_{\rm Load}$ = 2.2 nF $V_{\rm S} \ge 8V, V_{\rm GS} \le V_{\rm GS(ON)}^{40}$	P_12.11.7
Charge current	I _{CHG32}	-30%	52.5	+30%	mA	ICHG =32 $_{D}^{1}$ $C_{Load} = 10 \text{ nF}$ $V_{S} \ge 8V, V_{GS} \le V_{GS(ON)}^{4}$	P_12.11.7



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{j}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Charge current	I _{CHG48}	-30%	99.5	+30%	mA	ICHG =48 $_{D}^{1)}$ $C_{Load} = 10 \text{ nF}$ $V_{S} \ge 8V, V_{GS} \le V_{GS(ON)}^{4)}$	P_12.11.74
Charge current	I _{CHG63}	-30%	150	+30%	mA	ICHG =63 $_{D}^{1)}$ $C_{Load} = 22 \text{ nF}$ $V_{S} \ge 8V, V_{GS} \le V_{GS(ON)}^{4)}$	P_12.11.75
Discharge current	I _{DCH0}	-60%	-0.5	+60%	mA	IDCHG =0 $_{D}^{1)}$ C_{Load} = 2.2 nF $V_{S} \ge 8V, V_{GS} \ge V_{GS(OFF1)}$	P_12.11.76
Discharge current	I _{DCH8}	-55%	-4.7	55%	mA	IDCHG =8 $_{D}^{1)}$ C_{Load} = 2.2 nF $V_{S} \ge 8V, V_{GS} \ge V_{GS(OFF1)}$	P_12.11.77
Discharge current	I _{DCHG16}	-40%	-15.1	+40%	mA	IDCHG =16 $_{D}$ ¹⁾ C_{Load} = 2.2 nF $V_{S} \ge 8V, V_{GS} \ge V_{GS(OFF1)}$	P_12.11.78
Discharge current	I _{DCHG32}	-30%	-51.5	+30%	mA	IDCHG =32 $_{D}$ ¹⁾ $C_{Load} = 10 \text{ nF}$ $V_{S} \ge 8V, V_{GS} \ge V_{GS(OFF2)}$	P_12.11.79
Discharge current	I _{DCHG48}	-30%	-97.7	+30%	mA	IDCHG = 48_D^{1} $C_{\text{Load}} = 10 \text{ nF}$ $V_S \ge 8V, V_{GS} \ge V_{GS(OFF2)}$	P_12.11.80
Discharge current	I _{DCHG63}	-30%	-150	+30%	mA	IDCHG = $63_D^{(1)}$ $C_{\text{Load}} = 22 \text{ nF}$ $V_S \ge 8V, V_{GS} \ge V_{GS(OFF2)}$	P_12.11.81
Charge current temperature drift	I _{CHG0,TDrift}	-37%	-12%	15%		$ICHG = 0_D^{(1)5)}$	P_12.11.119
Charge current temperature drift	I _{CHG8,TDrift}	-17%	1%	20%		$ICHG = 8_{D}^{1(5)}$	P_12.11.120
Charge current temperature drift	I _{CHG16,TDrift}	-12%	3%	18%		$ICHG = 16_{D}^{1(5)}$	P_12.11.121
Charge current temperature drift	I _{CHG32,TDrift}	-11%	-1%	9%		$ICHG = 32_{D}^{1(5)}$	P_12.11.122
Charge current temperature drift	I _{CHG48,TDrift}	-7.5%	0.5%	8%		$ICHG = 48_{D}^{1(5)}$	P_12.11.123
Charge current temperature drift	I _{CHG63,TDrift}	-5.5%	1.5%	8.5%		$IDCHG = 63_{D}^{1(5)}$	P_12.11.124
Discharge current temperature drift	I _{DCHG0,TDrift}	-29%	-4.5%	20%		$IDCHG = 0_{D}^{1(5)}$	P_12.11.125



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{j}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

 $V_{CP} > V_S + 8.5 \text{ V}$, $V_S = 6$ to 19V, all voltages with respect to ground, positive current flowing into pin except for I_{GLx} and I_{GHx} (unless otherwise specified).

Parameter	Symbol	Symbol Values		;	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Discharge current temperature drift	I _{DCHG8,TDrift}	-8%	8.5%	26%		$IDCHG = 8_{D}^{1(5)}$	P_12.11.126	
Discharge current temperature drift	I _{DCHG16,TDrift}	-4%	9.5%	23%		IDCHG = 16 _D ¹⁾⁵⁾	P_12.11.127	
Discharge current temperature drift	I _{DCHG32,TDrift}	-4%	4.5%	13%		IDCHG = 32 _D ¹⁾⁵⁾	P_12.11.128	
Discharge current temperature drift	I _{DCHG48,TDrift}	-4%	3.5%	10%		IDCHG = 48 ¹⁾⁵⁾	P_12.11.129	
Discharge current temperature drift	I _{DCHG63,TDrift}	-3.5%	3.5%	9.5%		IDCHG = 63 _D ¹⁾⁵⁾	P_12.11.130	
Charge current V _s drift	I _{CHG0,VsDrift}	3%	4.5%	6%		$ICHG = 0_{D}^{1)6}$	P_12.11.131	
Charge current V _s drift	I _{CHG8,VsDrift}	4.5%	6%	7.5%		ICHG = 8 _D ¹⁾⁶⁾	P_12.11.132	
Charge current V _s drift	I _{CHG16,VsDrift}	4%	5.8%	7.5%		ICHG = 16 _D ¹⁾⁶⁾	P_12.11.133	
Charge current V _s drift	I _{CHG32,VsDrift}	2%	3.8%	5.8%		ICHG = 32 _D ¹⁾⁶⁾	P_12.11.134	
Charge current V _s drift	I _{CHG48,VsDrift}	-0.5%	2%	4.5%		ICHG = 48 ¹⁾⁶⁾	P_12.11.135	
Charge current V _s drift	I _{CHG63,VsDrift}	-2.3%	0.3%	2.8%		ICHG = 63 _D ¹⁾⁶⁾	P_12.11.136	
Discharge current V _s drift	I _{DCHG0,VsDrift}	-3%	-1.5%	0%		$IDCHG = 0_{D}^{1)6)}$	P_12.11.137	
Discharge current V _s drift	I _{DCHG8,VsDrift}	-3%	-0.5%	2%		$IDCHG = 8_{D}^{1)6)}$	P_12.11.138	
Discharge current V _s drift	I _{DCHG16,VsDrift}	-3.3%	-0.3%	2.3%		IDCHG = 16 _D ¹⁾⁶⁾	P_12.11.139	
Discharge current V _s drift	I _{DCHG32,VsDrift}	-2%	0%	2%		IDCHG = 32 _D ¹⁾⁶⁾	P_12.11.140	
Discharge current V _s drift	I _{DCHG48,VsDrift}	-1.5%	0%	1.5%		IDCHG = 48 ¹⁾⁶⁾	P_12.11.141	
Discharge current V _S drift	I _{DCHG63,VsDrift}	-1.5%	0.2%	1.5%		IDCHG = 63 _D ¹⁾⁶⁾	P_12.11.142	
Passive discharge resistance between GHx/GLx and GND	R _{GGND}	10	20	30	kΩ	1)	P_12.11.22	
Resistor between SHx and GND	R _{SHGND}	10	20	30	kΩ	1)7)	P_12.11.23	
Low RDSON mode	R _{ONCCP}	-	22	35	Ω	¹⁾ $V_{\rm S} = 13.5 \rm V$ $V_{\rm CP} = V_{\rm S} + 14 \rm V$	P_12.11.24	
						$I_{\rm CHG} = I_{\rm DCHG} = 63_{\rm D}$		

Gate Drivers Dynamic Parameters



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{j}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Gate Driver turn-on delay Time	t _{DGDRV_ON1}	-	-	400	ns	⁸⁾ From PWM ⁹⁾ rising edge to 20% of I_{CHGx} , x = 0 to 63, $C_{Load} = 10$ nF, BDFREQ = 0	P_12.11.25
Gate Driver turn-on delay Time	t _{dgdrv_on2}	_	-	300	ns	⁸⁾ From PWM ⁹⁾ rising edge to 20% of I_{CHGx} , x = 0 to 63, $C_{Load} = 10$ nF, BDFREQ = 1	P_12.11.93
Gate Driver current turn-on rise time	t _{gdrv_rise(on)}	-	30	50	ns	⁸⁾ From 20% of I_{CHGx} to I_{CHGx} , x = 0 to 63, C_{Load} = 10 nF	P_12.11.26
Gate Driver turn-off delay Time	t _{dgdrv_off1}	-	-	400	ns	⁸⁾ From PWM ⁹⁾ rising edge to 20% of I_{DCHGx} , x = 0 to 63, C_{Load} = 10 nF, BDFREQ = 0	P_12.11.27
Gate Driver turn-off delay Time	t _{dgdrv_off2}	-	-	300	ns	⁸⁾ From PWM ⁹⁾ rising edge to 20% of I_{DCHGx} , x = 0 to 63, C_{Load} = 10 nF, BDFREQ = 1	P_12.11.94
Gate Driver current turn-off rise time	t _{GDRV_RISE(OFF})	-	30	50	ns	⁸⁾ From 20% of I_{DCHGx} to I_{DCHGx} , x = 0 to 63, C_{Load} = 10 nF	P_12.11.28
External MOSFET gate-to- source voltage - ON	V _{GS(ON)1}	7	-	-	V	¹⁾ $V_{\rm S} \ge 8 \rm V$, FET_LVL=1	P_12.11.29
External MOSFET gate-to- source voltage - ON	V _{GS(ON)1}	7	-	-	V	¹⁾ $V_{\rm S} \ge 8 \rm V$, FET_LVL=1	P_12.11.102
External MOSFET gate-to- source voltage - ON	V _{GS(ON)2}	5.5	-	-	V	¹⁾ $V_{\rm S} \ge 8 \rm V$, FET_LVL =0	P_12.11.103
External MOSFET gate-to- source voltage - OFF	V _{GS(OFF)1}	-	-	1.5	V	¹⁾ IDCHGx ≤ 24 _D (≤ 41 mA typ.)	P_12.11.30



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{j}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
External MOSFET gate-to- source voltage - OFF	V _{GS(OFF)2}	-	-	5	V	¹⁾ IDCHGx > 28 _D (> 41 mA typ.)	P_12.11.101
PWM synchronization delay	t _{PWM_SYNCH0}	80	-	200	ns	¹⁾ BDFREQ = 0	P_12.11.33
PWM synchronization delay	t _{PWM_SYNCH1}	40	-	100	ns	¹⁾ BDFREQ = 1	P_12.11.82
Bridge driver frequency	t _{BDFREQ0}	16.8	18.75	20.7	MHz	¹⁾ BDFREQ =0	P_12.11.83
Bridge driver frequency	t _{BDFREQ1}	33.7	37.5	42.3	MHz	¹⁾ BDFREQ = 1	P_12.11.84
Pre-charge time	t _{PCHG000}	80	107	140	ns	¹⁾ TPCHG = 000, BDFREQ = 0 or 1	P_12.11.34
Pre-charge time	t _{PCHG001}	130	160	190	ns	¹⁾ TPCHG = 001, BDFREQ = 0 or 1	P_12.11.35
Pre-charge time	t _{PCHG010}	170	214	260	ns	¹⁾ TPCHG = 010, BDFREQ = 0 or 1	P_12.11.36
Pre-charge time	t _{PCHG011}	210	267	330	ns	¹⁾ TPCHG = 011, BDFREQ = 0 or 1	P_12.11.37
Pre-charge time	t _{PCHG100}	250	320	390	ns	¹⁾ TPCHG = 100, BDFREQ = 0 or 1	P_12.11.85
Pre-charge time	t _{PCHG101}	420	533	630	ns	¹⁾ TPCHG = 101, BDFREQ = 0 or 1	P_12.11.86
Pre-charge time	t _{PCHG110}	600	747	900	ns	¹⁾ TPCHG = 110, BDFREQ = 0 or 1	P_12.11.87
Pre-charge time	t _{PCHG111}	840	1067	1260	ns	¹⁾ TPCHG = 111, BDFREQ = 0 or 1	P_12.11.88
Pre-discharge time	t _{PDCHG000}	80	107	140	ns	¹⁾ TPDCHG = 000, BDFREQ = 0 or 1	P_12.11.38
Pre-discharge time	t _{PDCHG001}	130	160	190	ns	¹⁾ TPDCHG = 001, BDFREQ = 0 or 1	P_12.11.39
Pre-discharge time	t _{PDCHG010}	170	214	260	ns	¹⁾ TPDCHG = 010, BDFREQ = 0 or 1	P_12.11.40
Pre-discharge time	t _{PDCHG011}	210	267	330	ns	¹⁾ TPDCHG = 011, BDFREQ = 0 or 1	P_12.11.41
Pre-discharge time	t _{PDCHG100}	250	320	390	ns	¹⁾ TPDCHG = 100, BDFREQ = 0 or 1	P_12.11.89
Pre-discharge time	t _{PDCHG101}	420	533	630	ns	¹⁾ TPDCHG = 101, BDFREQ = 0 or 1	P_12.11.90
Pre-discharge time	t _{PDCHG110}	600	747	900	ns	¹⁾ TPDCHG = 110, BDFREQ = 0 or 1	P_12.11.91



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{j}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

Parameter	Symbol		Value	Values		Note or	Number
		Min.	Тур.	Max.		Test Condition	
Pre-discharge time	t _{PDCHG111}	840	1067	1260	ns	¹⁾ TPDCHG = 111, BDFREQ = 0 or 1	P_12.11.9
Discharge timeout	t _{off_timeout}	3.2	4	4.8	μs	¹⁾ PWM_NB =1 _B	P_12.11.9
Low-side gate driver, CP o	off - Slam mo	de, par	king bra	king and	VS ovei	voltage braking	
LS turn-on time, CP off	t _{on_brake}	-	4.5	9	μs	$C_{LOAD} = 10 \text{ nF}$ VGLx-VSL = 5 V, V_S > 8 V or V_{SINT} > 8 V	P_12.11.42
LS turn-off time, CP off	t _{off_brake}	-	0.7	2	μs	$C_{LOAD} = 10 \text{ nF}$ VGLx-VSL = 1.5 V, V _S > 8 V or V _{SINT} > 8 V	P_12.11.4
High output voltage GLx - SL	V _{GLx_BRAKE}	5	-	10	V	$V_{\rm S}$ > 8 V or $V_{\rm SINT}$ > 8 V	P_12.11.4
Charge pump		_					
Charge Pump Frequency	f _{CP}	-	250	-	kHz	1)	P_12.11.4
Output Voltage VCP vs. VS	V _{CPmin1}	8.5	-	-	V	V _S =6V, I _{CP} =-6mA, FET_LVL=1	P_12.11.50
Output Voltage VCP vs. VS	V _{CPmin2}	7.5	-	-	V	V _S =6V, I _{CP} =-6mA, FET_LVL=0	P_12.11.5
Regulated CP output voltage, VCP vs. VS	V _{CP1}	12	15	17	V	$8 V < V_{S} < 23 V$ $I_{CP} = -12 mA^{11}$, CPSTGA = 0, FET_LVL =1	P_12.11.5
Regulated CP output voltage, VCP vs. VS	V _{CP2}	12	15	17	V	$18 V < V_{S} < 23 V$ $I_{CP} = -12 mA^{11},$ CPSTGA = 1, FET_LVL =1	P_12.11.5
Regulated CP output voltage, VCP vs. VS	V _{CP3}	7.5	11	13	V	$8 V < V_{S} < 23 V$ $I_{CP} = -12 mA^{11}$, CPSTGA = 0, FET_LVL =0	P_12.11.5
Regulated CP output voltage, VCP vs. VS	V _{CP4}	7.5	11	13	V	$13 V < V_{S} < 23 V$ $I_{CP} = -12 mA^{11}$, CPSTGA = 0, FET_LVL =0	P_12.11.5
Turn-on time	t _{on_vcp1}	5	-	60	μs	¹⁾¹⁰⁾¹¹⁾ 18 V <v<sub>S< 23 V (25%), I_{CP} = 0, CPSTGA = 1, FET_LVL =1</v<sub>	P_12.11.5



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{j}} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$

Parameter	Symbol		Values		Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Rise time	t _{rise_vcp1}	5	30	60	μs	¹⁾¹⁰⁾¹¹⁾ 18 V < V _S < 23 V (25%-75%) I _{CP} = 0, CPSTGA = 1, FET_LVL =1	P_12.11.57
Turn-on time	t _{on_vcp2}	20	60	120	μs	¹⁾¹⁰⁾¹¹⁾ 13 V < $V_{\rm S}$ <23 V (25%), $I_{\rm CP}$ = 0, CPSTGA = 1, FET_LVL =0	P_12.11.58
Rise time	t _{rise_vcp2}	5	30	60	μs	¹⁾¹⁰⁾¹¹⁾ 13 V < V _S < 23 V (25%-75%) <i>I</i> _{CP} = 0, CPSTGA = 1, FET_LVL =0	P_12.11.59
Automatic switch over dual to single stage charge pump	V _{CPSO DS}	16	17	18	V	CPSTGA = 1, FET_LVL =1, VS rising	P_12.11.60
Automatic switch over dual to single stage charge pump	V _{CPSO DS}	11.5	12.25	13	V	CPSTGA = 1, FET_LVL = 0, VS rising	P_12.11.61
Automatic switch over single to dual stage charge pump	V _{CPSO SD}	15.5	16.5	17.5	V	CPSTGA = 1, FET_LVL =1, VS falling	P_12.11.62
Automatic switch over single to dual stage charge pump	V _{CPSO SD}	11	11.75	12.5	V	CPSTGA = 1, FET_LVL = 0, VS falling	P_12.11.64
Charge pump switch over hysteresis	V _{CPSO HY}	-	0.5	-	V	¹⁾ CPSTGA = 1 $V_{CPSO DS} - V_{CPSO SD}$	P_12.11.65
Charge pump minimum output current	I _{CPOC1}	-	-	-12	mA	¹¹⁾ 8 V < V _S < 28 V CPSTGA = 0 FET_LVL =1	P_12.11.68
Charge pump minimum output current	I _{CPOC2}	-	-	-12	mA	¹¹⁾ 8 V < V _S < 28 V CPSTGA = 0 FET_LVL =0	P_12.11.69



Gate Drivers

Table 26Electrical characteristics: gate drivers (cont'd)

 $V_{\text{SINT}} = 5.5 \text{ V to } 28 \text{ V}, T_{\text{i}} = -40^{\circ} \text{C to } +150^{\circ} \text{C},$

 $V_{CP} > V_S + 8.5 \text{ V}$, $V_S = 6$ to 19V, all voltages with respect to ground, positive current flowing into pin except for I_{GLx} and I_{GHx} (unless otherwise specified).

Parameter	Symbol	bol Values		Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
Digital PWMx Inputs					-!	+	
High Level Input Voltage Threshold	V _{PWMH}	-	-	0.7 × V _{cc1}	V	-	P_12.11.44
Low Level Input Voltage Threshold	V _{PWML}	0.3 × V _{cc1}	-	-	V	-	P_12.11.45
PWMx Input Hysteresis	V _{PWM,hys}	-	0.12 × V _{cc1}	-	V	1)	P_12.11.46
PWMx Pull-down Resistance	R _{PD_PWM}	20	40	80	kΩ	-	P_12.11.47

CRC Select; Pin PWM1/CRC

Config Pull-up Resistance	R _{CFG}		100		kΩ	12)	P_12.11.63
Config Select Filter Time	t _{CFG_F}	5	10	14	μs	1)	P_12.11.66

1) Not subject to production test, specified by design.

2) Independent from CPSTGA.

3) ICP = -12 mA for VS \ge 8 V, ICP = 6 mA for VS = 6 V.

4) $V_{GS(ON)} = V_{GS(ON)1}$ if FET_LVL = 1, $V_{GS(ON)} = V_{GS(ON)2}$ if FET_LVL = 0.

5) Tj reference = 25°C

- 6) Valid for $V_{\rm S}$ = 8 to 19 V, $V_{\rm S}$ reference = 13.5 V
- 7) This resistance is the resistance between GHx and GND connected through a diode to SHx. As a consequence, the voltage at SHx can rise up to 0.6 V typ. before it is discharged through the resistor.
- 8) Not subject to production test, specified by design.

9) External PWM signal.

- 10) Parameter dependent on the capacitance C_{CP} .
- C_{CPC1} = C_{CPC2} = 220 nF, C_{CP} = 470 nF. Other C_{CP} values higher than 470 nF can be used. Note that this capacitor influences the charge pump rise and turn-on times, and the charge , V_{CP} ripple voltage when charging the gate of a MOSFET.
- 12) Config Pull-up will be only active during startup-phase for checking external pull-down. After checking, the typ. 40 kΩ Pull-down resistance will be present.

infineon

Supervision Functions

10 Supervision Functions

10.1 Reset Function




Figure 45 Reset Block Diagram

10.1.1 Reset Output Description

The reset output pin RSTN provides a reset information to the microcontroller, for example, in the event that the output voltage has fallen below the undervoltage threshold V_{RTx} . In case of a reset event, the reset output RSTN is pulled to low after the filter time t_{RF} and stays low as long as the reset event is present plus a reset delay time t_{RD1} or t_{RD2} depending on the value in RSTN_DEL. When connecting the device to battery voltage, the reset signal remains low initially. When the output voltage VCC1 has reached the reset default threshold $V_{RT1,r}$, the reset output RSTN is released to high after the reset delay time t_{RD1} . A reset can also occur due to a watchdog trigger failure. The reset threshold can be adjusted via SPI, the default reset threshold is $V_{RT1,f}$. The RSTN pin has an integrated pull-up resistor. In case reset is triggered, it will be pulled low for VCC1 \geq 1V and for VSINT $\geq V_{POR,f}$ (see also Chapter 10.3).

The timings for the RSTN triggering regarding VCC1 undervoltage and watchdog trigger is shown in Figure 46.



Supervision Functions




Figure 46 Reset Timing Diagram

10.1.2 Soft Reset Description

In Normal Mode and Stop Mode, it is also possible to trigger a device internal reset via a SPI command in order to bring the device into a defined state in case of failures. In this case the microcontroller must send a SPI command and set the **MODE** bits to '11' in the **M_S_CTRL** register. As soon as this command becomes valid, the device is set back to Init Mode and all SPI registers are set to their default values (see SPI **Chapter 11.5.1** and **Chapter 11.6.1**).

Two different soft reset configurations are possible via the SPI bit **SOFT_RESET_RO**:

- SOFT_RESET_RO = '0': The reset output (RSTN) is triggered when the soft reset is executed (default setting) The configured reset delay time t_{RD1} or t_{RD2} is applied depending on the value in RSTN_DEL).
- **SOFT_RESET_RO** = '1': The reset output (RSTN) is not triggered when the soft reset is executed.
- *Note:* The device must be in Normal Mode or Stop Mode when sending this command. Otherwise, the command will be ignored.
- *Note:* Allow CRC configuration after software-reset or better check once again via SPI after software reset.



10.2 Watchdog Function

The watchdog is used to monitor the communication with the microcontroller and to trigger a reset or move the device to Fail Safe Mode, if the microcontroller stops serving the watchdog.

Two different types of watchdog functions are implemented and can be selected via the bit **WD_CFG**:

- Time-Out Watchdog (default value)
- Window Watchdog

The respective watchdog functions can be selected and programmed in Normal Mode. The configuration stays unchanged in Stop Mode.

Please refer to Table 27 to match the device modes with the respective watchdog modes.

Mode	Watchdog Mode	Remarks
Init Mode	Starts with Long Open Window	Watchdog starts with Long Open Window after RSTN is released.
Normal Mode	WD Programmable	Window Watchdog, Time-Out watchdog or switched off for Stop Mode.
Stop Mode	Watchdog is fixed or off	
Sleep Mode	Off	Device will start with Long Open Window when entering Normal Mode.
Restart Mode	Off	Device will start with Long Open Window when entering Normal Mode.

Table 27 Watchdog Functionality by modes

The watchdog timing is programmed via SPI command in the register **WD_CTRL**. As soon as the watchdog is programmed, the timer starts with the new setting and the watchdog must be served. The watchdog is triggered by sending a valid SPI-write command to the watchdog configuration register. The watchdog trigger command is executed when the SPI command is interpreted.

When coming from Init Mode, Restart Mode or in certain cases from Stop Mode, the watchdog timer is always started with a long open window. The long open window (t_{LW}) allows the microcontroller to run its initialization sequences and then to trigger the watchdog via SPI.

The watchdog timer period can be selected via SPI (**WD_TIMER**). The timer setting is valid for both watchdog types.

The following watchdog timer periods are available:

- WD Setting 1: 10 ms
- WD Setting 2: 20 ms
- WD Setting 3: 50 ms
- WD Setting 4: 100 ms
- WD Setting 5: 200 ms
- WD Setting 6: 500 ms
- WD Setting 7:1 s
- WD Setting 8: 10 s

In case of a reset, Restart Mode or Fail-Safe Mode is entered according to the configuration and the SPI bits **WD_FAIL** are set. Once the RSTN goes high again the watchdog immediately starts with a long open window the device enters automatically Normal Mode.

The Watchdog behaviour in Software Development Mode is described in Chapter 5.4.7.

Supervision Functions



In case a watchdog-trigger was missed in Software Development Mode, the watchdog will start with the longopen-window once again.

The **WD_FAIL** bits will be set after a watchdog trigger failure.

The **WD_FAIL** bits are cleared automatically when following conditions apply:


- After a successful watchdog trigger.
- When the watchdog is off: in Stop Mode after successfully disabling it, in Sleep Mode, or in Fail-Safe Mode (except for a watchdog failure).

10.2.1 Time-Out Watchdog

The time-out watchdog is an easier and less secure watchdog than a window watchdog as the watchdog trigger can be done at any time within the configured watchdog timer period.

A correct watchdog service immediately results in starting a new watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the safe trigger area as defined in **Figure 47**.

If the time-out watchdog period elapses, a watchdog reset is created by setting the reset output RSTN low and the device switches to Restart Mode or Fail-Safe Mode.







10.2.2 Window Watchdog

Compared to the time-out watchdog the characteristic of the window watchdog is that the watchdog timer period is divided between a closed and an open window. The watchdog must be triggered within the open window.

A correct watchdog trigger results in starting the window watchdog period by a closed window followed by an open window.

The watchdog timer period is at the same time the typical trigger time and defines the middle of the open window. Taking the oscillator tolerances into account leads to a safe trigger area of:

 $t_{\rm WD} \times 0.72 < \text{safe trigger area} < t_{\rm WD} \times 1.20.$

The typical closed window is defined to a width of 60% of the selected window watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the timings as defined in **Figure 48**.

A correct watchdog service immediately results in starting the next closed window.

If the trigger signal meet the closed window or if the watchdog timer period elapses, then a watchdog reset is triggered (RSTN low) and the device switches to Restart Mode or Fail-Safe Mode.




Figure 48 Window Watchdog Definitions

10.2.3 Watchdog Setting Check Sum

A check sum bit is part of the SPI command to trigger the watchdog and to set the watchdog setting.

The sum of the 16 data bits in the register **WD_CTRL** needs to have even parity (see **Equation (10.1)**). This is realized by either setting the bit **CHECKSUM** to 0 or 1. If the check sum is wrong, then the SPI command is ignored, i.e. the watchdog is not triggered or the settings are not changed and the bit SPI_FAIL is set.

The written value of the reserved bits of the **WD_CTRL** register is considered (even if read as '0' in the SPI output) for checksum calculation, i.e. if a 1 is written on the reserved bit position, then a 1 will be used in the checksum calculation.

(10.1)

$$Bit(CHECKSUM) = Bit22 \oplus ... \oplus Bit8$$



10.2.4 Watchdog during Stop Mode

The watchdog can be disabled for Stop Mode in Normal Mode. For safety reasons, there is a special sequence to be followed in order to disable the watchdog as described in **Figure 49**. Two different SPI bits (**WD_STM_EN_0**, **WD_STM_EN_1**) in the registers **HW_CTRL** and **WD_CTRL** need to be set.




Figure 49 Watchdog disabling sequence in Stop Mode

If a sequence error occurs, then the bit **WD_STM_EN_1** will be cleared and the sequence has to be started again.

The watchdog can be enabled by triggering the watchdog in Stop Mode or by switching back to Normal Mode via SPI command. In both cases the watchdog will start with a long open window and the bits **WD_STM_EN_1** and **WD_STM_EN_0** are cleared. After the long open window the watchdog has to be served as configured in the **WD_CTRL** register.

Note: The bit **WD_STM_EN_0** will be cleared automatically when the sequence is started and it was 1 before. **WD_STM_EN_0** can also not be set if **WD_STM_EN_1** isn't yet set.



10.3 VSINT Power On Reset

At power up of the device, the Power on Reset is detected when VSINT > $V_{POR,r}$ and the SPI bit **POR** is set to indicate that all SPI registers are set to POR default settings. VCC1 is starting up and the reset output will be kept low and will only be released once VCC1 has crossed $V_{RT1,r}$ and after t_{RD1} has elapsed.

In case VSINT < **V**_{POR,f}, an device internal reset will be generated and the device is switched off and will restart in Init Mode at the next VSINT rising. This is shown in **Figure 50**.




Figure 50 Ramp up / down example of Supply Voltage



10.4 VSINT Under- and Overvoltage

10.4.1 VSINT Undervoltage

The VSINT under-voltage monitoring is always active in Init Mode, Restart Mode, Normal Mode. If the supply voltage VSINT drops below $V_{SINT,UV}$ for more than $t_{VSUV_{FILT}}$, then the device does the following measures:

- The VCC1 short circuit diagnosis becomes inactive (see **Chapter 10.7**). However, the thermal protection of the device remains active. If the undervoltage threshold is exceeded (VSINT rising) then the function will be automatically enabled again.
- The status bit VSINT_UV is set and latched until a clear command of SUP_STAT is received.

Note: VSINT under-voltage monitoring is not available in Stop Mode due to current consumption saving requirements except if the VCC1 load current is above the active peak threshold (I_PEAK_TH) or if VCC1 is below the VCC1 prewarning threshold.

10.4.2 VSINT Overvoltage

The VSINT over-voltage monitoring is always active in Init Mode, Restart Mode and Normal Mode. If VSINT rises above $V_{s,ovp1}$, $V_{s,ovp2}$ for more than $t_{vsov, FILT}$ then the device does the following measures:

- 1. If HBxMODE = 01b or 10b, then the corresponding MOSFETs are actively turned off with their static discharge current during their respective tHBxCCP Active.
- 2. Then the charge pump is turned off and the passive discharge is activated.
- 3. The status bits **VSINT_OV** is set and latched until a clear command of **SUP_STAT** is received.

If VS or VSINT fall below V_{S,OVD1} or V_{S,OVD2}:

- If **CPEN** = 0 : the charge pumps stays and the bridge driver stay off.
- If **CPEN** = 1 :
 - If BDOV_REC = 0 : Then the charge pump is reactivated but the bridge driver stays off until VS_OV and VSINT_OV are cleared. The current sense amplifier is reactivated (provided that CSA_OFF = 0)
 - If BDOV_REC = 1: Then the charge pump and the current sense amplifier are reactivated and the bridge driver is enabled if VCP > V_{CPUVx}, even if VS_OV or VSINT_OV is set. The state of the external MOSFETs is according to the control registers.



10.5 VS Under- and Overvoltage

10.5.1 VS Undervoltage

The VS under-voltage monitoring is always active in Init-, Restart Mode and Normal Mode. If VS drops below **V**_{s.UV} for more than **t**_{vsuv FILT}, then the device does the following measures:

- 1. If HBxMODE = 01b or 10b, then the corresponding MOSFETs are actively turned off with their static discharge current during their respective tHBxCCP Active.
- 2. Then the charge pump is turned off and the passive discharge is activated and the current sense amplifier is turned off.
- 3. The status bits **VS_UV** is set and latched until a clear command of **SUP_STAT** is received.

If VS rises above $V_{s,uv}$, then the charge pump is reactivated (provided that **CPEN** is set) and the current sense amplifier is reactivated (provided **CSA_OFF** = 0) but the bridge driver stays off until **VS_UV** is cleared. The bridge driver will be reactivated once the VS_UV bit is cleared.

10.5.2 VS Overvoltage

The VS over-voltage monitoring is always active in Init-, Restart Mode and Normal Mode or when the charge pump is enabled. If VS rises above $V_{s,ovD1}$ or $V_{s,ovD2}$ for more than $t_{vsov_{FILT}}$, then the device does the following measures:

- 1. If HBxMODE = 01b or 10b, then the corresponding MOSFETs are actively turned off with their static discharge current during their respective tHBxCCP Active.
- 2. Then the charge pump is turned off and the passive discharge is activated and current sense amplifier is turned off .
- 3. The status bits **VS_OV** is set and latched until a clear command of **SUP_STAT** is received.

If VS and VSINT fall below V_{S,0VD1} or V_{S,0VD2}:

- If **CPEN** = 0 : the charge pumps and the bridge driver stay off.
- If **CPEN** = 1:
 - If BDOV_REC = 0: Then the charge pump is reactivated (provided that CPEN = 1 and CP_UV = 0) but the bridge driver stays off until VS_OV and VSINT_OV are cleared. The current sense amplifier is reactivated provided that CSA_OFF = 0
 - If BDOV_REC = 1: Then the charge pump and the current sense amplifier are reactivated and the bridge driver is enabled if VCP > V_{CPUVx}, even if VS_OV or VSINT_OV is set. The state of the external MOSFETs is according to the control registers.



10.6 VCC1 Over-/ Undervoltage and Undervoltage Prewarning

10.6.1 VCC1 Undervoltage and Undervoltage Prewarning

This function is always active when the VCC1 voltage regulator is enabled.

A first-level voltage detection threshold is implemented as a prewarning for the microcontroller. The prewarning event is signaled with the bit VCC1_WARN. No other actions are taken.

As described in **Chapter 10.1** and **Figure 51**, a reset will be triggered (RSTN pulled low) when the V_{CC1} output voltage falls below the selected undervoltage threshold (V_{RTx}). The device will enter Restart Mode and the bit **VCC1_UV** is set when RSTN is released again.

The hysteresis of the VCC1 undervoltage threshold can be increased by setting the bit **RSTN_HYS**. In this case always the highest rising threshold ($V_{RT1,R}$) is used for the release of the undervoltage reset. The falling reset threshold remains as configured.

An additional safety mechanism is implemented to avoid repetitive VCC1 undervoltage resets due to high dynamic loads on VCC1:

- A counter is increased for every consecutive VCC1 undervoltage event (regardless on the selected reset threshold).
- The counter is active in Init Mode, Normal Mode and Stop Mode.
- For VS < V_{SINT,UV} the counter will be stopped in Normal Mode (i.e. the VS UV comparator is always enabled in Normal Mode).
- A 4th consecutive VCC1 undervoltage event will lead to Fail-Safe Mode entry and to setting the bit VCC1_UV_FS.
- This counter is cleared:
 - When Fail-Safe Mode is entered.
 - When the bit VCC1_UV is cleared.
 - When a Soft-Reset is triggered.
- *Note:* After 4 consecutive VCC1_UV events, the device will enter Fail-Safe Mode and the VCC1_UV_FS bit is set.

Note: The VCC1_WARN or VCC1_UV bits are not set in Sleep Mode as $V_{CC1} = 0$ V in this case.




Figure 51 VCC1 Undervoltage Timing Diagram



Supervision Functions

Note: It is recommended to clear the **VCC1_WARN** and **VCC1_UV** bit once it is detected by the microcontroller software to verify if the undervoltage still exists or not.

10.6.2 VCC1 Overvoltage

For fail-safe reasons a configurable VCC1 over voltage detection feature is implemented. It is active when the VCC1 voltage regulator is enabled.

In case the $V_{cc1,ov,r}$ threshold is crossed, the device triggers following measures depending on the configuration:

- The bit VCC1_OV is always set.
- Based on the configuration of VCC1_OV_MOD, different kind of event are generated from device.
- If the VCC1_OV_MOD=11_B, in case of the device enters in Fail Safe Mode.




Figure 52 VCC1 Over Voltage Timing Diagram

10.7 VCC1 Short Circuit Diagnostics

The short circuit protection feature for V_{CC1} is implemented as follows:

- The short circuit detection is only enabled if VS > V_{SINT.UV}.
- If VCC1 is not above the V_{RTx} within t_{vcc1,sc} after device power up or after waking from Sleep Mode or Fail-Safe Mode (i.e. after VCC1 is enabled) then the SPI bit VCC1_SC bit is set, VCC1 is turned off, the FO pin is enabled, FAILURE is set and Fail-Safe Mode is entered. The device can be activated again via a wake-up sources.
- The same behavior applies, if V_{CC1} falls below V_{RTx} for longer than $t_{vCC1,sC}$.



10.8 Thermal Protection

Three independent and different thermal protection features are implemented in the device according to the system impact:

- Individual thermal shutdown of specific blocks
- Temperature prewarning of VCC1 voltage regulator
- Device thermal shutdown due to VCC1 overtemperature

10.8.1 Individual Thermal Shutdown

As a first-level protection measure, the charge pump is independently switched off if the respective block reaches the temperature threshold T_{jTSD1} . Then the **TSD1** bit is set. This bit can only be cleared via SPI once the overtemperature is not present anymore. Independent of the device mode the thermal shutdown protection is only active if the respective block is ON.

The respective modules behave as follows:

 Charge pump: If the charge pump reaches T_{jTSD1}, then CP_OT is set, CPEN is cleared and the activated MOSFETs are actively discharged with their respective static currents during their respective active cross current protection times (tHBxCCP active). When all tHBxCCP active elapsed, then the charge pump and the MOSFETs active discharge are disabled and the current sense amplifier is deactivated. Once the over temperature condition is not present anymore, then CPEN has to be configured again by SPI.

Note: The diagnosis bits are not cleared automatically and have to be cleared via SPI once the overtemperature condition is not present anymore.

10.8.2 Temperature Prewarning

As a next level of thermal protection a temperature prewarning is implemented if the main supply VCC1 reaches the thermal prewarning temperature threshold T_{jPW} . Then the status bit **TPW** is set. This bit can only be cleared via SPI once the overtemperature is not present anymore.

10.8.3 Thermal Shutdown

As a highest level of thermal protection a temperature shutdown of the device is implemented if the main supply VCC1 reaches the thermal shutdown temperature threshold T_{jTSD2} . Once a TSD2 event is detected Fail-Safe Mode is entered. Only when device temperature falls below the TSD2 threshold then the device remains in Fail-Safe Mode for t_{TSD2} to allow the device to cool down. After this time has expired, the device will automatically change via Restart Mode to Normal Mode (see also **Chapter 5.4.6**).

When a TSD2 event is detected, then the status bit **TSD2** is set. This bit can only be cleared via SPI in Normal Mode once the overtemperature is not present anymore.

For increased robustness requirements it is possible to extend the TSD2 waiting time by 64x of t_{TSD2} after 16 consecutive TSD2 events by setting the SPI bit **TSD2_DEL**. The counter is incremented with each TSD2 event even if the bit **TSD2** is not cleared. Once the counter has reached the value 16, then the bit **TSD2_SAFE** is set and the extended TSD2 waiting time is active. The extended waiting time will be kept until **TSD2_SAFE** is cleared. The TSD counter is cleared when **TSD2** or **TSD2_DEL** is cleared.

- *Note:* In case a TSD2 overtemperature occurs while entering Sleep Mode then Fail-Safe Mode is still entered.
- Note: In case of a TSD2 event, the **FAILURE** bit is set to '1' and the **DEV_STAT** field is set to '01' inside the **DEV_STAT** register.



10.9 Bridge driver

This section describes the supervision functions related to the bridge driver.

10.9.1 Bridge driver supervision with activated charge pump

This section describes the supervision functions when the charge pump is activated.

10.9.1.1 Drain-source voltage monitoring

Voltage comparators monitor the activated MOSFETs to protect high-side MOSFETs and low-side MOSFETs against a short circuit respectively to ground and to the battery during ON-state.

A drain-source overvoltage is detected on a low-side MOSFET if the voltage difference between VSHx and SL exceeds the threshold voltage configured by **LS_VDS** (see **Table 28**). Consequently, the corresponding halfbridge is latched off with the static discharge current.

A drain-source overvoltage is detected on a high-side MOSFET if the voltage difference between VS and VSHx exceeds the threshold voltage configured by **HS_VDS** (see **Table 29**). Consequently, the corresponding halfbridge is latched off with the static discharge current.

LSxVDSTH[2:0]	Drain-Source overvoltage threshold for LSx (typical)	
000 _B	160 mV	
001 _B	200 mV (default)	
010 _B	300 mV	
011 _B	400 mV	
100 _B	500 mV	
101 _B	600 mV	
110 _B	800 mV	
111 _B	2 V	

Table 28	Low-side drain-source overvoltage threshold
----------	---

 Table 29
 High-side drain-source overvoltage threshold

HSxVDSTH[2:0]	Drain-Source overvoltage threshold for HSx (typical)	
000 _B	160 mV	
001 _B	200 mV (default)	
010 _B	300 mV	
011 _B	400 mV	
100 _B	500 mV	
101 _B	600 mV	
110 _B	800 mV	
111 _B	2 V	

Attention: 2 V threshold is dedicated for the diagnostic in off-state. It is highly recommended to select another drain-source overvoltage threshold once the routine of the diagnostic in off-state has been performed to avoid additional current consumption from VS and from the charge pump.

The device reports a Drain-Source overvoltage error if both conditions are met:



Supervision Functions

- After expiration of the blank time .
- If the Drain-Source voltage monitoring exceeds the configured threshold for a duration longer than the configured filter time (refer to **Table 30** and **LS_VDS** TFVDS bits).

Table 30 Drain-Source overvoltage filter time

TFVDS[2:0]	Drain-Source overvoltage filter time (typical)	
00 _B	0.5 μs (default)	
01 _B	1 μs	
10 _B	2 μs	
11 _B	6 μs	

If a short circuit is detected by the Drain-Source voltage monitoring:

- The impacted half-bridge is latched off with the static discharge current for the configured cross-current protection time.
- The corresponding bit in the status register **DSOV** is set.
- The DSOV bit in Global Status Register **GEN_STAT** is set.

If a Drain-Source overvoltage is detected for one of the MOSFETs, then the status register **DSOV** must be cleared in order to re-enable the faulty half-bridge.

10.9.1.2 Cross-current protection and drain-source overvoltage blank time

All gate drivers feature a cross-current protection time and a Drain-Source overvoltage blank time.

The cross-current protection avoids the simultaneous activation of the high-side and the low-side MOSFETs of the same half-bridge.

During the blank time, the drain-source overvoltage detection is disabled, to avoid a wrong fault detection during the activation phase of a MOSFET.

Note: The setting of the cross-current protection and of the blank times may be changed by the microcontroller only if all HBx_PWM_EN bits are reset.

Note: Changing the Drain-Source overvoltage of a half-bridge x (HBx) in on-state (HBxMODE[1:0]=(0,1) or (1,0)) may result in a wrong VDS overvoltage detection on HBx. Therefore it is highly recommended to change this threshold when HBxMODE[1:0]=(0,0) or (1,1)

10.9.1.2.1 Cross-current protection

The active and freewheeling cross-current protection times of each half-bridge is configured individually with the control register **CCP_BLK**.

The typical cross-current protection time applied to the freewheeling MOSFET of the half-bridge x is 587 ns + 266 ns x TCCP[3:0]_D, where TCCP[3:0]_D is the decimal value of the control bits TCCP.

10.9.1.2.2 Drain-source overvoltage blank time

A configurable blank time for the Drain-Source monitoring is applied at the turn-on of the MOSFETs. During the blank time, a Drain-Source overvoltage error is masked.



Supervision Functions

For Half-Bridges in PWM mode with AFWx = 1:

- the blank time of the PWM MOSFET starts at the expiration of the cross-current protection time of the PWM MOSFET. Refer to Figure 53.
- the blank time of the free-wheeling MOSFET starts after expiration of the cross-current protection time at turn-off of the PWM MOSFET. Refer to **Figure 53**.




Figure 53 Blank time for half-bridges in PWM operation with AFW = 1

For statically activated half-bridges, the blank time starts:

- Case1: at expiration of the cross-current protection (Figure 23), if the opposite MOSFET was previously activated.
- Case 2: right after the decoding of the SPI command to turn on a MOSFET, if the half-bridge was in high impedance (Figure 24).

The blank times of the active and FW MOSFETs can be configured with the control register **CCP_BLK**. The typical blank is 587 ns + 266 ns x TBLK[3:0]_D).

Note: The blank time is implemented at every new activation of a MOSFET, including a recovery from VS undervoltage, VS overvoltage, VSINT overvoltage, CP UV, CP OT.

10.9.1.3 OFF-state diagnostic

In order to support the off-state diagnostic (HBxMODE= 11 and **CPEN** = 1), the gate driver of each MOSFET provides pull-up (I_{PUDiag}) and a pull-down currents (I_{PDDiag}) at the SHx pins. This function requires an activated charge pump.

The pull-up current source of a given half-bridge is on when the half-bridge is active: HBxMODE= 01, 10 or 11 and **CPEN** = 1.

The pull-down current of each low-side gate driver is activated by the control bits HBx (**HB_ICHG_MAX** register).

During the off-state diagnostic routine performed by the microcontroller, the drain-source overvoltage threshold of the relevant half-bridges must be set to 2V nominal. Refer to **Table 28**. Once the routine is finished, it is highly recommended to decrease the drain-source overvoltage threshold to a lower value, avoiding additional current consumption from the VS input.

Supervision Functions



The following failures can be detected:

- MOSFET short circuit to GND
- MOSFET short circuit the battery
- Open load (disconnected motor)

The status of the output voltages VOUTx, can be read back with status bit HBxVOUT (register **GEN_STAT**) when the corresponding half-bridge is in off-state (HBxMODE[1:0] = 11).

Note: HBxVOUT = 0 if the half-bridge x is not actively off (HBxMODE[1:0] = (0,0), (0,1) or (1,0) and **CPEN**=1) or when the charge pump is deactivated (**CPEN**=0).

10.9.1.4 Charge pump undervoltage

The voltage of the charge pump output (VCP) is monitored in order to ensure a correct control of the external MOSFETs.

The charge pump undervoltage threshold is configurable by the control bits **FET_LVL** and **CPUVTH**.

Table 31 Charge pump undervoltage thresholds

	FET_LVL = 0	FET_LVL = 1
CPUVTH = 0	V _{CPUV1} (6 V typ. referred to VS)	V _{CPUV3} (7.5 V typ. referred to VS)
CPUVTH = 1	V _{CPUV2} (6.5 V typ. referred to VS)	V _{CPUV4} (8 V typ. referred to VS)

If VCP falls below the configured charge pump undervoltage threshold while **CPEN** = 1:

- If one of the MOSFET is on, then all MOSFETs are actively turned off with their configured static discharge current during their respective tHBxCCP active.
- Then the gate drivers are turned off and CSA is turned off .
- **CP_UV** is set and latched.

The **CP_UV** is reset and the normal operation is resumed once **SUP_STAT** is cleared and VCP > VCPUV.

The charge pump undervoltage detection is blanked ($t_{CPUVBLANK}$) during each new activation of the charge pump¹).

10.9.1.5 Switching parameters of MOSFETs in PWM mode

The effective switching parameters of the active MOSFETs (**EN_GEN_CHECK**=1), respectively PWM MOSFET (**EN_GEN_CHECK**=0)can be read out with dedicated status registers:

- The turn-on and turn off delays, noted tDON and tDOFF are reported by the status register **EFF_TDON_OFF1, EFF_TDON_OFF2, EFF_TDON_OFF3**.
- The rise and fall times, noted tRISE and tFALL, are reported by the status register **TRISE_FALL1**, **TRISE_FALL2**, **TRISE_FALL3**.

10.9.2 Low-side drain-source voltage monitoring during braking

The low-side MOSFETs are turned-on while the charge pump is deactivated in the following conditions:

• The slam mode is activated and PWM1/CRC is High.

¹⁾ Including CPEN set to 1, recovery from VS under/overvoltage, VSINT overvoltage and CP_OT



Supervision Functions

- The parking braking mode is activated and the device is in Sleep Mode or Stop Mode.
- VS overvoltage brake is activated and (VS > VS Overvoltage braking or VSINT > VSINT Overvoltage braking) in all device modes if OV_BRK_EN is set.

Under these conditions, the drain-source voltage of the low-sides are monitored and the applied drain-source overvoltage thresholds are according to **VDSTH_BRK**.

The applied blank time, which starts at the beginning of the brake activation, is:

- **t_{BLK_BRAKE1}** if **TBLK_BRK** = 0
- **t**_{BLK_BRAKE2} if **TBLK_BRK** = 1

During the blank time, a drain-source overvoltage of the low-sides is masked.

The applied filter time is **t_{FVDS_BRAKE}**.

If a drain-source overvoltage is detected during braking, then all low-side MOSFETs are turned off (latched) within **t_{OFF_BRAKE}**. SLAM_LSx_DIS (**BRAKE**, **SLAM**, **PARK_BRK_EN**, **OV_BRK_EN** are unchanged. The corresponding status bit LSxDSOV_BRK is set in **DSOV**.

The low-sides can be reactivated only if all LSxDSOV_BRK bits (**DSOV**) are cleared (even in slam mode with the respective LSx disabled by the SLAM_LSx_DIS bit).

If any of the status bits LSxDSOV_BRK is set, then the charge pump stays off (**CPEN=1** command is accepted but the charge pump stays disabled until all LSxDSOV_BRK are cleared).

10.9.3 VS or VSINT Overvoltage braking

The VS and VSINT overvoltage braking is activated if the **OV_BRK_EN** bit in **BRAKE** register is set regardless of the device mode.

If VS, respectively VSINT, exceeds $V_{\text{OVBR,cfgx,r}}$ (x = 0 to 7), then all low-sides MOSFETs are turned-on within t_{ON_BRAKE} . The status bits **VSOVBRAKE_ST**, respectively **VSINTOVBRAKE_ST**, is set and latched (see **DSOV** register).

If VS and VSINT decrease below $V_{\text{OVBR,cfgx,r}} - V_{\text{HYS,cfgx}}$ (x = 0 to 7), then all low-sides MOSFETs are turned-off within $\mathbf{t}_{\text{OFF BRAKE}}$ after the filter time $\mathbf{t}_{\text{OV BR FILT}}$.

If (VSHx - VSL) exceeds the configured threshold, then all low-sides MOSFETs are turned-off within t_{OFF_BRAKE} after the filter time t_{FVDS_BRAKE} . The threshold is:

- V_{VDSMONTH0_BRAKE} if VDSTH_BRK = 0
- V_{VDSMONTH1 BRAKE} if VDSTH_BRK = 1

10.10 Current sense amplifier

The current sense amplifier (CSA) allows current measurements with external shunt resistor in low-side configuration. The CSA is supplied by the charge pump (CP). Therefore, if the CP is off, then the CSA is deactivated.

10.10.1 Unidirectional and bidirectional operation

The current sense amplifier (CSA) can work either as unidirectional or bi-directional operation. Refer to CSA register.

Unidirectional operation CSD = 0



Supervision Functions

In unidirectional operation, the CSA is optimized to measure the current flowing through the external shunt resistor when VCSAP \geq VCSAN.

VCSO = $V_{\text{REF Unidir}}$ + (VCSAP - VCSAN + V_{OS}) × G_{DIFF} provided that VCSO is in the linear range^{1) 2)}.

Bidirectional operation CSD = 1

In bidirectional operation, the CSA measures the current flowing through the external shunt resistor in both directions: VCSAP \geq VCSAN or VCSAP \leq VCSAN.

The output CSO works at half-scale range: VCSO = $V_{\text{REF Bidir}}$ + (VCSAP - VCSAN + V_{OS}) × G_{DIFF} , provided that VCSO is in the linear range ²).

10.10.2 Gain configuration

The gain of the current sense amplifier is configurable by the configuration bits CSAG bits. Refer to **Table 32**.

rable 52 comparation of the current sense amplifier gam			
CSAG[1:0]	Current sense amplifier gain G _{DIFF}		
00 _B	G _{DIFF10}		
01 _B	G _{DIFF20}		
10 _B	G _{DIFF40}		
11 _B	G _{DIFF60}		

Table 32 Configuration of the current sense amplifier gain

10.10.3 Overcurrent Detection

A comparator at CSO detects overcurrent conditions. The overcurrent threshold is configurable with the OCTH bits. Refer to **Table 33** for unidirectional operation and **Table 34** for bidirectional operation.

Table 33	Overcurrent detection thresholds in unidirectional operation (CSD = 0)
----------	--

OCTH[1:0]	Typical Overcurrent Detection Threshold
00 _B	$V_{\rm CSO} > V_{\rm CC1}/2$
01 _B	$V_{\rm CSO} > V_{\rm CC1} / 2 + V_{\rm CC1} / 10$
10 _B	$V_{\rm CSO} > V_{\rm CC1}/2 + 2 \times V_{\rm CC1}/10$
11 _B	$V_{\rm CSO} > V_{\rm CC1/2}/2 + 3 \times V_{\rm CC1}/10$

¹⁾ Valid if $0.5 V \le VCSO \le VCC1 - 0.5 V$.

²⁾ VCSO is clamped between VCC1 and GND.



Supervision Functions






Table 34 Ove	Table 34 Overcurrent detection thresholds in bidirectional operation (CSD = 1)					
OCTHx[1:0]	Typical Overcurrent Detection Threshold					
00 _B	$V_{\rm CSO} > V_{\rm CC1}/2 + 2 \times V_{\rm CC1}/20$ or $V_{\rm CSO} < V_{\rm CC1}/2 - 2 \times V_{\rm CC1}/20$					
01 _B	$V_{\rm CSO} > V_{\rm CC1}/2 + 4 \times V_{\rm CC1}/20$ or $V_{\rm CSO} < V_{\rm CC1}/2 - 4 \times V_{\rm CC1}/20$					
10 _B	$V_{\rm CSO} > V_{\rm CC1}/2 + 5 \times V_{\rm CC1}/20$ or $V_{\rm CSO} < V_{\rm CC1}/2 - 5 \times V_{\rm CC1}/20$					
11 _B	$V_{\rm CSO} > V_{\rm CC1}/2 + 6 \times V_{\rm CC1}/20$ or $V_{\rm CSO} < V_{\rm CC1}/2 - 6 \times V_{\rm CC1}/20$					

 Table 34
 Overcurrent detection thresholds in bidirectional operation (CSD = 1)




Figure 55 Overcurrent detection thresholds in bidirectional operation (CSD = 1)

It is possible to program the device behavior when an overcurrent condition is detected:

- OCEN bit = 0 (see CSA): the device only reports the overcurrent event (bit is set), without any change of the gate driver states.
- OCEN bit = 1 (see CSA): the device reports the overcurrent event (bit is set) and actively turns off all MOSFETs with static discharge curent:
 - The MOSFETs can be reactivated by clearing **OC_CSA** or by resetting the **OCEN** bit.

The overcurrent filter time is configurable (refer to t_{FOC}) by the OCFILT control bits.

 t_{FOC} refers to the output of the current sense amplifier. The CSO settling time (2 µs max, t_{SET}) and the analog propagation delay (< 1 µs) are not taken into account by the overcurrent filter time.

10.10.4 CSO output capacitor

The capacitor connected to CSO (CCSO) must be between 10 pF and 2.2 nF. The control bit CSO_CAP optimizes the current consumption for CCSO < 400 pF or 400 pF < CCSO < 2.2 nF¹⁾.



10.11 Electrical Characteristics

Table 35 Electrical Characteristics

Parameter	Symbol		Value	5	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
VCC1 UV Prewarning Detection Filter Time	t _{vcc1,pw_f}	5	10	14	us	²⁾ rising and falling	P_13.12.4
VCC1 Monitoring; VCC1 = 3	8.3V Versior	ı					
Undervoltage Prewarning Threshold Voltage PW,f	V _{PW,f}	2.98	3.09	3.2	V	VCC1 falling, SPI bit is set	P_13.12.14
Undervoltage Prewarning Threshold Voltage PW,r	V _{PW,r}	3.03	3.13	3.24	V	VCC1 rising	P_13.12.15
Undervoltage Prewarning Threshold Voltage hysteresis	V _{PW,hys}	25	40	55	mV	6)	P_13.12.16
Reset Threshold Voltage RT1,f	V _{RT1,f}	2.93	3.03	3.14	V	default setting; VCC1 falling	P_13.12.17
Reset Threshold Voltage RT1,r	V _{RT1,r}	3.02	3.12	3.21	V	default setting; VCC1 rising	P_13.12.18
Reset Threshold Voltage RT2,f	V _{RT2,f}	2.42	2.54	2.65	V	VCC1 falling	P_13.12.19
Reset Threshold Voltage RT2,r	V _{RT2,r}	2.54	2.64	2.74	V	VCC1 rising	P_13.12.20
Reset Threshold Voltage RT3,f	V _{RT3,f}	2.13	2.24	2.35	V	SPI option; VS≥4V; VCC1 falling	P_13.12.21
Reset Threshold Voltage RT3,r	V _{RT3,r}	2.23	2.33	2.45	V	VS≥4V; VCC1 rising	P_13.12.22
Reset Threshold Voltage RT4,f	V _{RT4,f}	1.64	1.74	1.85	V	VS≥4V; VCC1 falling	P_13.12.23
Reset Threshold Voltage RT4,r ,	V _{RT4,r}	1.74	1.84	1.95	V	VS≥4V; VCC1 rising,	P_13.12.24
Reset Threshold Hysteresis	V _{RT,hys}	45	90	140	mV	6)	P_13.12.25
VCC1 Over Voltage Detection Threshold Voltage	V _{CC1,OV,r}	3.63	3.73	3.83	V	¹⁾⁶⁾ rising VCC1	P_13.12.28
VCC1 Over Voltage Detection Threshold Voltage	V _{CC1,OV,f}	3.56	3.66	3.76	V	⁶⁾ falling VCC1	P_13.12.29

¹⁾ for 400 pF < CCSO < 2.2 nF, a seial resistor of min. 45 Ohm between the CSO pin and the CCSO capacitor is required,



Table 35 Electrical Characteristics (cont'd)

 V_{SINT} = 5.5 V to 28 V; T_{j} = -40°C to +150°C; Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
VCC1 OV Detection Filter Time	t _{vcc1,ov_f}	51	64	80	us	2)	P_13.12.31
VCC1 Short to GND Filter Time	t _{vcc1,sc}	3.2	4	4.8	ms	 ²⁾ blanking time during power-up, short circuit detection for VS ≥ VS,UV 	P_13.12.32
Reset Generator; Pin RSTN	I						
Reset Low Output Voltage	V _{rstn,l}	-	0.2	0.4	V	$I_{\text{RSTN}} = 1 \text{ mA for}$ $V_{\text{CC1}} \ge 1 \text{ V \&}$ $V_{\text{S}} \ge V_{\text{POR,f}}$	P_13.12.69
Reset High Output Voltage	V _{rstn,h}	0.8 x V _{CC1}	-	V _{CC1} + 0.3 V	V	/ _{RSTN} = -20 μA	P_13.12.88
Reset Pull-up Resistor	R _{RSTN}	10	20	40	kΩ	$V_{\rm RSTN} = 0 \rm V$	P_13.12.91
Reset Filter Time	t _{RF}	4	10	26	μs	²⁾ $V_{CC1} < V_{RT1x}$ to RSTN = L see also Chapter 10.3	P_13.12.36
Reset Delay Time 1	t _{RD1}	8	10	12	ms	²⁾ RSTN_DEL = 0	P_13.12.37
Reset Delay Time 2	t _{RD2}	1.6	2	2.4	ms	²⁾ RSTN_DEL = 1	P_13.12.64
Watchdog Generator / Inte	ernal Oscill	ator					
Long Open Window	t _{LW}	160	200	240	ms	2)	P_13.12.42
Internal Clock Generator Frequency	f _{CLKSBC,1}	0.8	1.0	1.2	MHz	-	P_13.12.43
Minimum Waiting time du	ring Fail-Sa	fe Mode	u.	,			
Min. waiting time Fail-Safe	t _{FS,min}	80	100	120	ms	2)3)	P_13.12.45
Power-on Reset, Over / Un	dervoltage	Protect	ion	,			
VSINT Power on reset rising	V _{POR,r}	-	-	4.5	V	VSINT increasing	P_13.12.46
VSINT Power on reset falling	V _{POR,f}	-	-	3	V	VSINT decreasing	P_13.12.47
VSINT Undervoltage Detection Threshold	V _{SINT,UV}	3.7	-	4.4	V	Supply UV threshold for VCC1 SC detection; hysteresis included; includes rising and falling threshold	P_13.12.50

Charge Pump Undervoltage



Table 35 Electrical Characteristics (cont'd)

 V_{SINT} = 5.5 V to 28 V; T_{j} = -40°C to +150°C; Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol Va			5	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Charge Pump Undervoltage Referred to VS	V _{CPUV1}	5.4	5.9	6.4	V	FET_LVL = 0 CPUVTH = 0 falling threshold, VS ≥6 V	P_13.12.59
Charge Pump Undervoltage Referred to VS	V _{CPUV2}	5.85	6.35	6.85	V	FET_LVL = 0 CPUVTH = 1 falling threshold, VS ≥ 6 V	P_13.12.60
Charge Pump Undervoltage Referred to VS	V _{CPUV3}	6.85	7.35	7.85	V	FET_LVL = 1 CPUVTH = 0 falling threshold, VS ≥ 6 V	P_13.12.61
Charge Pump Undervoltage Referred to VS	V _{CPUV4}	7.5	8	8.5	V	FET_LVL = 1 CPUVTH = 1 falling threshold, VS ≥ 6 V	P_13.12.62
Charge Pump Undervoltage Filter Time	t _{CPUV}	51	64	80	μs	⁶⁾ VS ≥ 6 V	P_13.12.63
Charge Pump Undervoltage Blank Time	t _{cpuvblank}	400	500	600	μs	$^{6)}$ VS \geq 6 V	P_13.12.175
VS monitoring			-				
VS undervoltage threshold	V _{s,uv}	4.7	-	5.4	V	hysteresis included	P_13.12.66
VS overvoltage threshold detection 1	V _{S,OVD1}	19	-	22.5	V	hysteresis included, VS_OV_SEL = 0	P_13.12.68
VS overvoltage threshold detection 2	V _{S,OVD2}	27.75	-	31.25	V	hysteresis included, VS_OV_SEL = 1	P_13.12.65
VS undervoltage filter time	t _{vsuv_filt}	5	10	14	μs	²⁾ rising and falling	P_13.12.71
VS overvoltage filter time	t _{vsov_filt}	5	10	14	μs	²⁾ rising and falling	P_13.12.72
Off-state open load diagno							
Pull-up diagnosis current	I _{PUDiag}	-600	-400	-270	μΑ	$VS \ge 6 V$	P_13.12.73
Pull-down diagnosis current	I _{PDDiag}	1600	2200	2800	μA	VS ≥ 6 V	P_13.12.74
Diagnosis current ratio Drain-source monitoring (I _{Diag_ratio}	4.25	5.25	6.25		Ratio I _{PDDiag} / I _{PUDiag}	P_13.12.302

Drain-source monitoring CP activated



Table 35 Electrical Characteristics (cont'd)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Blank time	t _{BLANK}	typ- 20%	587 +266 xTBLK	typ+20 %	ns	⁶⁾ TBLK: decimal value of TBLK[3:0], VS ≥ 6 V	P_13.12.75
Cross-current protection time	t _{CCP}	typ- 20%	587 +266 xTCCP	typ+20 %	ns	⁶⁾ TCCP: decimal value of TCCPx[3:0], VS ≥ 6 V	P_13.12.76
HS/LS Drain-source overvoltage 0	V _{VDSMONTH0} _	0.115	0.16	0.195	V	VDSTH[2:0] = 000 _B , VS≥6 V, TFVDS=00 _B	P_13.12.77
HS/LS Drain-source overvoltage 1	V _{VDSMONTH1_} CPON	0.16	0.2	0.25	V	VDSTH[2:0] = 001_B , VS ≥ 6 V, TFVDS= 00_B	P_13.12.78
HS/LS Drain-source overvoltage 2	V _{VDSMONTH2} _	0.24	0.3	0.36	V	VDSTH[2:0]=010 _B , VS≥6 V, TFVDS=00 _B	P_13.12.79
HS/LS Drain-source overvoltage 3	V _{VDSMONTH3} _	0.32	0.4	0.48	V	VDSTH[2:0]=011 _B , VS≥6V, TFVDS=00 _B	P_13.12.80
HS/LS Drain-source overvoltage 4	V _{VDSMONTH4} _	0.4	0.5	0.6	V	VDSTH[2:0] = 100 _B , VS≥6 V, TFVDS=00 _B	P_13.12.81
HS/LS Drain-source overvoltage 5	V _{VDSMONTH5} _	0.48	0.6	0.72	V	VDSTH[2:0] = 101_B , VS ≥ 6 V, TFVDS= 00_B	P_13.12.82
HS/LS Drain-source overvoltage 6	V _{VDSMONTH6} _	0.64	0.8	0.96	V	VDSTH[2:0] = 110 _B , VS≥6 V, TFVDS=00 _B	P_13.12.83
HS/LS Drain-source overvoltage 7	V _{VDSMONTH7} _	1.75	2.0	2.25	V	VDSTH[2:0] = 111 _B , VS≥6 V, TFVDS=00 _B	P_13.12.84
Drain-Source monitoring	- Slam mode	, parkin	gbraking	and VS	overvo	ltage braking, VS oi	VSINT ≥ 8V
Blank time	t _{blk_brake1}	4.5	7	9.5	μs	TBLK_BRK = 0, VS or VSINT ≥ 8 V	P_13.12.85
Blank time	t _{BLK_BRAKE2}	9	11	13	μs	TBLK_BRK = 1, VS or VSINT ≥ 8 V	P_13.12.86
VDS Filter time	t _{FVDS_BRAKE}	0.5	1	2.5	μs	VS or VSINT \ge 8 V	P_13.12.87
LS Drain-source monitoring thresholds	V _{VDSMONTH0} _ BRAKE	0.56	0.8	1.05	V	VS or VSINT ≥ 8 V VDSTH_BRK = 0	P_13.12.89
LS Drain-source monitoring thresholds	V _{VDSMONTH1_} brake	0.15	0.22	0.29	V	VS or VSINT ≥ 8 V VDSTH_BRK = 1	P_13.12.90
VS Overvoltage Braking I	Mode						
VS Overvoltage braking config 0 rising	$V_{\rm OVBR,cfg0,r}$	25.65	27	28.35	V	OV_BRK_TH=000 _B	P_13.12.97
VS Overvoltage braking config 1 rising	V _{OVBR,cfg1,r}	26.60	28	29.40	V	OV_BRK_TH=001 _B	P_13.12.98



Table 35 Electrical Characteristics (cont'd)

Parameter	Symbol Values			Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
VS Overvoltage braking config 2 rising	V _{OVBR,cfg2,r}	27.55	29	30.45	V	OV_BRK_TH=010 _B	P_13.12.99
VS Overvoltage braking config 3 rising	V _{OVBR,cfg3,r}	28.50	30	31.50	V	OV_BRK_TH=011 _B	P_13.12.100
VS Overvoltage braking config 4 rising	V _{OVBR,cfg4,r}	29.45	31	32.55	V	OV_BRK_TH=100 _B	P_13.12.101
VS Overvoltage braking config 5 rising	V _{OVBR,cfg5,r}	30.40	32	33.60	V	OV_BRK_TH=101 _B	P_13.12.102
VS Overvoltage braking config 6 rising	V _{OVBR,cfg6,r}	31.35	33	34.65	V	OV_BRK_TH=110 _B	P_13.12.103
VS Overvoltage braking config 7 rising	V _{OVBR,cfg7,r}	32.30	34	35.70	V	OV_BRK_TH=111 _B	P_13.12.104
VS Overvoltage braking config 0	V _{HYS,cfg0}	0.64	0.75	0.85	V	OV_BRK_TH=000 _B	P_13.12.105
VS Overvoltage braking config 1	V _{HYS,cfg1}	0.74	0.82	0.9	V	OV_BRK_TH=001 _B	P_13.12.109
VS Overvoltage braking config 2	V _{HYS,cfg2}	0.80	0.89	0.98	V	OV_BRK_TH=010 _B	P_13.12.113
VS Overvoltage braking config 3	V _{HYS,cfg3}	0.85	0.95	1.05	V	OV_BRK_TH=011 _B	P_13.12.117
VS Overvoltage braking config 4	V _{HYS,cfg4}	0.93	1.03	1.13	V	OV_BRK_TH=100 _B	P_13.12.121
VS Overvoltage braking config 5	V _{HYS,cfg5}	0.97	1.08	1.19	V	OV_BRK_TH=101 _B	P_13.12.125
VS Overvoltage braking config 6	V _{HYS,cfg6}	1.03	1.15	1.27	V	OV_BRK_TH=110 _B	P_13.12.129
VS Overvoltage braking config 7	V _{HYS,cfg7}	1.1	1.23	1.36	V	OV_BRK_TH=111 _B	P_13.12.133
VS and VSINT overvoltage braking filter time	t _{ov_br_filt}	10	15	20	μs	6)	P_13.12.200
Current sense amplifier ⁴⁾				1			
Operating common mode input voltage range referred to GND (CSAP - GND) or (CSAN- GND)	V _{CM}	-2.0	-	2.0	V		P_13.12.92



Table 35 Electrical Characteristics (cont'd)

Parameter	Symbol	Values		Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition	
Common Mode Rejection Ratio	CMRR	63 69 75 77	-		dB	⁶⁾ CSAG = (0,0) CSAG = (0,1) CSAG = (1,0) CSAG = (1,1) DC to 50 kHz $V_{CM} = -2 \dots 2 V$ $V_{CSAP} = V_{CSAN}$	P_13.12.93
Settling time to 98%	t _{set}	-	1500	2000	ns	6)	P_13.12.94
Settling time to 98% after gain change	t _{set_gain}	-	-	5000	ns	⁶⁾ After gain change from CSN rising edge	P_13.12.95
Input Offset voltage	V _{os}	-1	0	1	mV		P_13.12.96
Current Sense Amplifier DC Gain (uncalibrated)	G _{DIFF10}	9.91	10.04	10.17	V/V	CSAG = (0,0)	P_13.12.177
Current Sense Amplifier DC Gain (uncalibrated)	G _{DIFF20}	19.79	20.05	20.31	V/V	CSAG = (0,1)	P_13.12.178
Current Sense Amplifier DC Gain (uncalibrated)	G _{DIFF40}	39.53	40.05	40.57	V/V	CSAG = (1,0)	P_13.12.179
Current Sense Amplifier DC Gain (uncalibrated)	G _{DIFF60}	59.34	60.12	60.91	V/V	CSAG = (1,1)	P_13.12.180
Gain drift	G _{DRIFT}	-0.5	-	0.5	%	⁶⁾ Gain drift after calibration	P_13.12.185
CSO single ended output voltage range (linear range)	V _{cso}	0.5	-	V _{cc1} - 0.5	V	6)	P_13.12.186
Reference voltage for unidirectional CSAx	V _{REF Unidir}	-1.25%	<i>V</i> _{CC1} /5	+1.25%	V	$CSD = 0$ $V_{CSAP} = V_{CSAN}$	P_13.12.187
Reference voltage for bidirectional CSAx	V _{REF Bidir}	-1%	<i>V</i> _{CC1} /2	+1%	V	CSD = 1 $V_{CSAP} = V_{CSAN}$	P_13.12.188
Overcurrent detection							
Overcurrent filter time	t _{FOC}	4 7 40 80	6 10 50 100	8 13 60 120	μs	$5)6) OCFILT = 00_B$ $OCFILT = 01_B$ $OCFILT = 10_B$ $OCFILT = 11_B$	P_13.12.155
OC threshold, unidirectional	V _{OCTH1 Unidir}	-4%	<i>V</i> _{CC1} /2	+4%	V	CSD = 0, OCTH[1:0]= 00 _B	P_13.12.156
OC threshold, unidirectional	V _{OCTH2 Unidir}	-4%	V _{CC1} /2 + V _{CC1} /10	+4%	V	CSD = 0, OCTH[1:0]= 01 _B	P_13.12.157



Electrical Characteristics (cont'd) Table 35

 V_{SINT} = 5.5 V to 28 V; T_{j} = -40°C to +150°C; Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol		Values		Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
OC threshold, unidirectional	V _{OCTH3 Unidir}	-4%	V _{cc1} /2 + 2x VCC1/1 0	+4%	V	CSD = 0, OCTH[1:0]= 10 _B	P_13.12.158
OC threshold, unidirectional	V _{OCTH4 Unidir}	-4%	V _{cc1} /2 + 3x V _{cc1} /10	+4%	V	CSD = 0, OCTH[1:0]= 11 _B	P_13.12.159
High OC threshold, bidirectional	V _{OCTH1 BidirH}	-4%	V _{CC1} /2 + 2x V _{CC1} /20	+4%	V	CSD = 1, OCTH[1:0]= 00 _B	P_13.12.160
High OC threshold, bidirectional	V _{OCTH2} BidirH	-4%	$\frac{V_{\rm CC1}/2}{V_{\rm CC1}/2}$ + 4x $V_{\rm CC1}/20$	+4%	V	CSD = 1, OCTH[1:0]= 01 _B	P_13.12.161
High OC threshold, bidirectional	V _{OCTH3} BidirH	-4%	$V_{CC1}/2$ + 5x $V_{CC1}/20$	+4%	V	CSD = 1, OCTH[1:0]= 10 _B	P_13.12.162
High OC threshold, bidirectional	V _{OCTH4} BidirH	-4%	VCC1/2 + 6x V _{CC1} /20	+4%	V	CSD = 1, OCTH[1:0]= 11 _B	P_13.12.163
Low OC threshold, bidirectional	V _{OCTH1} BidirL	-4%	V _{CC1} /2 - 2x V _{CC1} /20	+4%	V	CSD = 1, OCTH[1:0]= 00 _B	P_13.12.164
Low OC threshold, bidirectional	V _{OCTH2} BidirL	-4%	V _{CC1} /2 - 4x V _{CC1} /20	+4%	V	CSD = 1, OCTH[1:0]= 01 _B	P_13.12.165
Low OC threshold, bidirectional	V _{OCTH3 BidirL}	-4%	V _{cc1} /2 - 5x V _{cc1} /20	+4%	V	CSD = 1, OCTH[1:0]= 10 _B	P_13.12.166
Low OC threshold, bidirectional	V _{OCTH4} BidirL	-4%	V _{CC1} /2 - 6x V _{CC1} /20		V	CSD = 1, OCTH[1:0]= 11 _B	P_13.12.167
Current Sense Amplifier I	Dynamic Para	meters				-	1
Power Supply Rejection Ratio	PSRR	60	-	-	dB	⁶⁾ VCP modulated with sinewave (100 kHz, 1 Vpp	P_13.12.168
Overtemperature Shutdo	own ⁶⁾				+		·
Thermal Prewarning Temperature	T _{jPW}	125	145	165	°C	T _j rising	P_13.12.169
Thermal Shutdown TSD1	T _{jTSD1}	170	185	200	°C	T _j rising	P_13.12.170
Thermal Shutdown TSD2	T _{jTSD2}	170	185	200	°C	T _j rising	P_13.12.171



Table 35 Electrical Characteristics (cont'd)

 V_{SINT} = 5.5 V to 28 V; T_{j} = -40°C to +150°C; Normal Mode; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Thermal Shutdown hysteresis	T _{jTSD,hys}	-	25	-	°C	6)	P_13.12.172
TSD/TPW Filter Time	t _{tsd_tpw_f}	5	10	15	us	rising and falling, applies to all thermal sensors (TPW, TSD1, TSD2)	P_13.12.173
Deactivation time after thermal shutdown TSD2	t _{TSD2}	0.8	1	1.2	S	2)	P_13.12.174

1) It is ensured that the threshold V_{CC1,OV,r} in Normal Mode is always higher than the highest regulated V_{CC1} output voltage V_{CC1,out4}.

2) Not subject to production test, tolerance defined by internal oscillator tolerance.

3) This time applies for all failure entries except a device thermal shutdown (TSD2 has a typ. 1 s waiting time t_{TSD2}).

4) $6 V \le V_{\rm S} \le 23 V$

5) t_{FOC} refers to the output of the current sense amplifier. The CSO settling time (2 µs max, t_{SET}) and the analog propagation delay (< 1 µs) are not taken into account by the overcurrent filter time.

6) Not subject to production test, specified by design.



11 Serial Peripheral Interface

The Serial Peripheral Interface is the communication link between the device and the microcontroller. The TLE9185QXV33 is supporting multi-slave operation in full-duplex mode with 32-bit data access.


The SPI behavior for the different device modes is as follows:

- The SPI is enabled in Init Mode, Normal Mode and Stop Mode.
- The SPI is OFF in Sleep Mode, Restart Mode and Fail-Safe Mode.

11.1 SPI Block Description

The Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK provided by the microcontroller. The output word appears synchronously at the data output SDO (see **Figure 56** with a 32-bit data access example).

The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After the CSN input returns from LOW to HIGH, the word that has been read is interpreted according to the content. The SDO output switches to tristate status (high impedance) at this point, thereby releasing the SDO bus for other use. The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of the output register after every rising edge on CLK. The SPI of the device is not daisy chain capable.



compared to the register description)



11.2 Failure Signalization in the SPI Data Output

When the microcontroller sends a wrong SPI command to the device, the device ignores the information. Wrong SPI commands are either invalid device mode commands or commands which are prohibited by the state machine to avoid undesired device or system states (see below). In this case the diagnosis bit **SPI_FAIL** is set and the SPI Write command is ignored (no partial interpretation). This bit can be only reset by actively clearing it via a SPI command.

Invalid SPI Commands leading to SPI_FAIL are listed below (in this case the SPI command is ignored):

- Illegal state transitions:
 - Going from Stop Mode to Sleep Mode. In this case the device enters Restart Mode.
 - Trying to go to Stop Mode or Sleep Mode from Init Mode¹⁾. In this case Normal Mode is entered.
- Uneven parity in the data bit of the **WD_CTRL** register. In this case the watchdog trigger is ignored and/or the new watchdog settings are ignored respectively.
- In Stop Mode: attempting to change any SPI settings, e.g. changing the watchdog configuration is ignored; only WD trigger, returning to Normal Mode, triggering a device soft reset, and read & clear status registers commands are valid SPI commands in Stop Mode; Note: No failure handling is done for the attempt to go to Stop Mode when all bits in the register WK_CTRL is cleared because the microcontroller can leave this mode via SPI.
- When entering Stop Mode and **WK_STAT** is not cleared; **SPI_FAIL** will not be set but the INTN pin will be triggered.
- Changing from Stop Mode to Normal Mode and changing the other bits of the M_S_CTRL register. The other modifications will be ignored.
- Sleep Mode: attempt to go to Sleep Mode without any wake source set, i.e. when all bits in the WK_CTRL register is cleared. In this case the SPI_FAIL bit is set and the device enters Restart Mode. Even though the Sleep Mode command is not entered in this case, the rest of the command is executed but restart values apply during Restart Mode; Note: At least one wake source must be activated in order to avoid a deadlock situation in Sleep Mode.

If the only wake source is a timer and the timer is OFF, then the device will wake immediately from Sleep Mode and enter Restart Mode.

- Setting a longer or equal on-time than the timer period of the respective timer.
- SDI stuck at HIGH or LOW, e.g. SDI received all '0' or all '1'.

Note: There is no SPI fail information for unused addresses.

Note: In case that the register or banking are accessed but they are not valid as address or banks, the **SPI_FAIL** is not triggered and the cmd is ignored.

Signalization of the ERR Flag (high active) in the SPI Data Output (see Figure 56):

The ERR flag presents an additional diagnosis possibility for the SPI communication. The ERR flag is being set for following conditions:

- in case the number of received SPI clocks is not 0 or 32.
- in case RSTN is LOW and SPI frames are being sent at the same time.

If the device is externally configured to use SPI with CRC (by PWM1/CRC pin), the attempt to go to Stop or Sleep from Init, will generate SPI_FAIL even if it is a SPI command with correct CRC. Still, the first SPI command will put the device from Init to Normal Mode even if CRC is not correct (CRC_FAIL status bit will be set).



Serial Peripheral Interface

Note: In order to read the SPI ERR flag properly, CLK must be low when CSN is triggered, i.e. the ERR bit is not valid if the CLK is high on a falling edge of CSN.

The number of received SPI clocks is not 0 or 32:

The number of received input clocks is supervised to be 0 or 32 clock cycles and the input word is discarded in case of a mismatch (0 clock cycle to enable ERR signalization). The error logic also recognizes if CLK was high during CSN edges. Both errors (0 or 32 bit CLK mismatch or CLK high during CSN edges) are flagged in the following SPI output by a "HIGH" at the data output (SDO pin, bit ERR) before the first rising edge of the clock is received. The complete SPI command is ignored in this case.

RSTN is LOW and SPI frames are being sent at the same time:

The ERR flag will be set when the RSTN pin is triggered (during device restart) and SPI frames are being sent to the device at the same time. The behavior of the ERR flag will be signalized at the next SPI command for below conditions:

- If the command begins when RSTN is HIGH and it ends when RSTN is LOW.
- If a SPI command will be sent while RSTN is LOW.
- If a SPI command begins when RSTN is LOW and it ends when RSTN is HIGH.

And the SDO output will behave as follows:

- Always when RSTN is LOW then SDO will be HIGH.
- When a SPI command begins when RSTN is LOW and ends when RSTN is HIGH, then the SDO should be ignored because wrong data will be sent.
- Note: It is possible to quickly check for the ERR flag without sending any data bits. i.e. only the CSN is pulled low and SDO is observed no SPI Clocks are sent in this case.
- *Note:* The ERR flag could also be set after the device has entered Fail-Safe Mode because the SPI communication is stopped immediately.



11.3 SPI Programming

For the TLE9185QX, 7 bits are used for the address selection (BIT 6...0). Bit 7 is used to decide between Read Only and Read & Clear for the status bits, and between Write and Read Only for configuration bits. For the actual configuration and status information, 16 data bits (BIT 23...8) are used.

Writing, clearing and reading is done word wise. The SPI status bits are not cleared automatically and must be cleared by the microcontroller. Some of the configuration bits will automatically be cleared by the device (refer to the respective register descriptions for detailed information). In Restart Mode, the device ignores all SPI communication, i.e. it does not interpret it.

There are two types of SPI registers:

- Control registers: These registers are used to configure the device, e.g. mode, watchdog trigger, etc.
- Status registers: These registers indicate the status of the device, e.g. wake events, warnings, failures, etc.

For the status registers, the requested information is given in the same SPI command in the data out (SDO). For the control registers, the status of each byte is shown in the same SPI command as well. However, configuration changes of the same register are only shown in the next SPI command (configuration changes inside the device become valid only after CSN changes from low to high). See **Figure 57**.

Writing of control registers is possible in Init and Normal Mode. During Stop Mode only the change to Normal Mode and triggering the watchdog is allowed as well as reading and clearing the status registers.

No status information can be lost, even if a bit changes right after the first 7 SPI clock cycles before the SPI frame ends. In this case the status information field will be updated with the next SPI command. However, the flag is already set in the relevant status register. The device status information from the SPI status registers is transmitted in a compressed format with each SPI response on SDO in the so-called Status Information Field register (see also **Table 36**). The purpose of this register is to quickly signal changes in dedicated SPI status registers to the microcontroller.

Bit in Status Information Field	Corresponding Address Bit	Status Register Description			
0		SUPPLY_STAT = OR of all bits on SUP_STAT register			
1		TEMP_STAT = OR of all bits on THERM_STAT register			
2		Reserved			
3		WAKE_UP = OR of all bits on WK_STAT register			
4		Reserved			
5		DEV_STAT = OR of all bits on DEV_STAT except CRC_STAT and SW_DEV			
6		BD_STAT = OR of all bits on DSOV register			
7		SPI_CRC_FAIL = (SPI_FAIL) OR (CRC_FAIL)			

Table 36 Status Information I	Field
-------------------------------	-------






Figure 57 SPI Operation Mode

11.3.1 CRC

The SPI interface includes also 8 Bits (bits 24 to 31) used for Cyclic Redundancy Check (CRC) to ensure data integrity on sent or received SPI command.

The implemented CRC is based on Autosar specification of CRC Routines revision 4.3.0 and in particular the function CRC8-2FH.

The specification are based on the follow table:

Table 37 CRC8x2FH definition

CRC result width:	8 bits
Polynomial	2F _H
Initial Value	FF _H
Input data reflected	No
Result data reflected	No
XOR value	FF _H
Check	DF _H
Magic check	42 _H

Some examples of CRC calculation are shown in the follow table:

Table 38 CRC8x2FH calculation example

Data B	ytes (hexa	decimal)							CRC
00	00	00	00						12
F2	01	83							C2
0F	AA	00	55						C6
00	FF	55	11						77
33	22	55	AA	BB	СС	DD	EE	FF	11
92	6B	55							33
FF	FF	FF	FF						6C

Serial Peripheral Interface

Polynominal

The polynomial is:

Calculation in SDI and SDO

The calculation of the CRC is done considering the first 24 bits (BIT 0..23) either of SDI or SDO.

The content of SDO Payload (BIT 8..23) is referring the previous data written at the addressed register via SDI.




Figure 58 CRC calculation

CRC Activation and status information

For CRC activation, refer to **Chapter 5.2**.

The CRC status (CRC_STAT) and failure (CRC_FAIL) are readable on DEV_STAT.

Read out of the register which contains the **CRC_STAT** and **CRC_FAIL** is done ignoring the CRC field and no failure flag are set.

The **DEV_STAT** register shall be cleared considering the CRC setting (ON or OFF).

The **CRC_STAT** bit is read only.

The **CRC_FAIL** is set in the follow conditions:

- If the CRC is enabled and the μC sends wrong CRC field.
- If the CRC is disabled and the μ C sends wrong static pattern (no A5_H).

CRC field in case of CRC disabled

In case that the CRC is not activated, the bits needed for CRC field have to be filled with static pattern.

In case of SDI, the CRC field has to be filled with $A5_{H}$ (bits 24:31).

In case of SDO, the device will always answer with $5A_{H}$ (bits 24:31).

The status of the CRC is updated accordingly in **CRC_STAT** bit.



(11.1)



11.4 SPI Bit Mapping

The following figures show the mapping of the registers and the SPI bits of the respective registers.

The Control Registers are Read/Write Register with the following structure:

- Device Control Registers from 000 0001_B to 000 1011_B.
- Bridge Driver Control Registers from 001 0000_B to 001 1101_B.

Depending on bit 7 the bits are only read (setting bit 7 to '0') or also written (setting bit 7 to '1'). The new setting of the bit after a write can be seen with a new read / write command.

The Status Registers are Read/Clear with the following structure:

- Device Status Registers from 100 0000_B to 100 0110_B.
- Bridge Driver Status Registers from 101 0000_B to 101 1011_B.
- Product Family is 111 0000_B.

The registers can be read or can be cleared (if clearing is possible) depending on bit 7. To clear the payload of one of the Status Registers bit 7 must be set to 1.

The registers **WK_LVL_STAT**, and **FAM_PROD_STAT** are an exception as they show the actual voltage level at the respective WKx pin (LOW/HIGH), or a fixed family/ product ID respectively and can thus not be cleared. It is recommended for proper diagnosis to clear respective status bits for wake events or failure.

When changing to a different device mode, certain configurations bits will be cleared automatically or modified:

- The device mode bits are updated to the actual status, e.g. when returning to Normal Mode.
- When changing to a low-power mode (Stop Mode or Sleep Mode), the diagnosis bits of the integrated module are not cleared.
- When changing to Stop Mode, the control bits will not be modified.
- When changing to Sleep Mode, the control bits will be modified if they were not OFF or wake capable before.

Note: The detailed behavior of the respective SPI bits and control functions is described in **Chapter 11.5**, **Chapter 11.6**.and in the respective module chapter. The bit type be marked as 'rwh' in case the device will modify respective control bits.



Serial Peripheral Interface




Figure 59 SPI Register Mapping Structure

The detailed register mappings for control registers and status registers are shown in **Table 39** and **Table 61** respectively.

11.4.1 Register Banking

In order to minimize the number of configuration registers, seven registers follow a bank structure. The banked registers are:

- WK_CTRL
- CCP_BLK
- TPRECHG
- HB_ICHG
- HB_PCHG_INIT
- TDON_HB_CTRL
- TDOFF_HB_CTRL

In these register, the first 3 bits of the payload (bit 8 to 10) select the bank that has to be configured. The rest of the payload is used to configure the selected bank (for more details refer to the specific banked register).

In case that CRC is used, the CRC calculation is done considering the first 24 bits (from bit 0 to 23).

The banked registers can be read like the other configuration registers but in the SDO one '0' is automatically added after the status information field. **Figure 60** shows the structure of SDO in banked register.

Serial Peripheral Interface






Figure 60 Register read Out of banked register (3 bit banking)



11.5 SPI control registers

READ/WRITE Operation (see also **Chapter 11.3**):

- The 'POR / Soft Reset Value' defines the register content after POR or device reset.
- The 'Restart Value' defines the register content after device restart, where 'x' means the bit is unchanged.
- There are different bit types:
 - 'r' = READ: read only bits (or reserved bits).
 - 'rw' = READ/WRITE: readable and writable bits.
 - 'rwh' = READ/WRITE/Hardware: readable/writable bits, which can also be modified by the device hardware.
- Reserved bits are marked as "Reserved" and always read as "0". The respective bits shall also be programmed as "0".
- Reading a register is done word wise by setting the SPI bit 7 to "0" (= Read Only).
- SPI control bits are in general not cleared or changed automatically. This must be done by the
 microcontroller via SPI programming. Exceptions to this behavior are stated at the respective register
 description and the respective bit type is marked with a 'h' meaning that the device is able to change the
 register content.

The registers are addressed wordwise.

Register Short Name	Register Long Name	Offset Address	Page Number
SPI control registers, Dev	rice Control Registers		
M_S_CTRL	Mode and Supply Control	0000001 _B	129
HW_CTRL	Hardware Control	0000010 _B	131
WD_CTRL	Watchdog Control	0000011 _B	133
WK_CTRL	Wake-up Control	0000101 _B	134
TIMER_CTRL	Timer 1 and Timer 2 Control and Selection	0000110 _B	136
INT_MASK	Interrupt Mask Control	0001001 _B	138
SYS_STAT_CTRL	System Status Control	0001011 _B	140
SPI control registers, Con	itrol registers bridge driver		
GENCTRL	General Bridge Control	0010000 _B	141
CSA	Current sense amplifier	0010001 _B	143
LS_VDS	Drain-Source monitoring threshold	0010010 _B	145
HS_VDS	Drain-Source monitoring threshold	0010011 _B	147
CCP_BLK	CCP and times selection	0010100 _B	149
HBMODE	Half-Bridge MODE	0010101 _B	150
TPRECHG	PWM pre-charge and pre-discharge time	0010110 _B	152
ST_ICHG	Static charge/discharge current	0010111 _B	153
HB_ICHG	PWM charge/discharge current	0011000 _B	154
HB_ICHG_MAX	PWM max. pre-charge/pre-discharge current and diagnostic pull-down	0011001 _B	155
HB_PCHG_INIT	PWM pre-charge/pre-discharge initialization	0011010 _B	157

Table 39Register Overview



Table 39	Register Overview (cont'd)
----------	----------------------------

Register Short Name	Register Long Name	Offset Address	Page Number
TDON_HB_CTRL	PWM inputs TON configuration	0011011 _B	158
TDOFF_HB_CTRL	PWM inputs TOFF configuration	0011100 _B	159
BRAKE	Brake control	0011101 _B	160

11.5.1 Device Control Registers

Mode and Supply Control

M_S_CTRL

	Mode	and Su	pply C	ontrol				(000)	0001 _B)				Reset	Value:	see Ta	ble 40
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	мо	DE		RES		VCC1_0		RES	RSTN_ HYS	RES	I_PEA K_TH		RES	1	VCC	L_RT
1	rv	vh		r		rw	vh	r	rw	r	rw		r		n	W

Field	Bits	Туре	Description
MODE	15:14	rwh	Device Mode Control 00_B NORMAL, Normal Mode 01_B SLEEP, Sleep Mode 10_B STOP, Stop Mode 11_B RESET, Device reset: Soft reset is executed (configuration of RSTN triggering in bit SOFT_RESET_RO)
RES	13:11	r	Reserved, always reads as 0
VCC1_OV_MOD	10:9	rwh	Reaction in case of VCC1 Over Voltage 00_B NO, no reaction 01_B INTN, INTN event is generated 10_B RSTN, RSTN event is generated 11_B FAILSAFE, Fail-Safe Mode is entered
RES	8	r	Reserved, always reads as 0
RSTN_HYS	7	rw	 VCC1 Undervoltage Reset Hysteresis Selection (see also Chapter 10.6.1 for more information) 0_B DEFAULT, default hysteresis applies as specified in the electrical characteristics table 1_B HIGHEST, the highest rising threshold (VRT1,R) is always used for the release of the undervoltage reset
RES	6	r	Reserved, always reads as 0
I_PEAK_TH	5	rw	VCC1 Active Peak Threshold Selection0BLOW, low VCC1 active peak threshold selected1BHIGH, high VCC1 active peak threshold selected
RES	4:2	r	Reserved, always reads as 0
VCC1_RT	1:0	rw	VCC1 Reset Threshold Control 00_B VRT1, Vrt1 selected (highest threshold) 01_B VRT2, Vrt2 selected 10_B VRT3, Vrt3 selected 11_B VRT4, Vrt4 selected





Table 40 Reset of M_S_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 0000 x0x0 00xx _B			

Notes

1. It is not possible to change from Stop Mode to Sleep Mode via SPI Command. See also the State Machine Chapter.

2. After entering Restart Mode, the MODE bits will be automatically set to Normal Mode.

3. The SPI output will always show the previously written state with a Write Command (what has been programmed before).

Hardware Control

HW_CTRL Hardware Control

ł	lardw	are Co	ontrol					(000 0	010 _B)	Reset Value: see Table 41						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RES	1	TSD2_ DEL		SH_DI SABLE	RSTN_ DEL	RE	S	SOFT_ RESET _RO	RES	RI	ES	WD_S TM_E N_1	R	ES
		r		rw	rw	rw	rw	r		rw	r	1	r	rwh		r

Field	Bits	Туре	Description
RES	15:13	r	Reserved, always reads as 0
TSD2_DEL	12	rw	 TSD2 minimum Waiting Time Selection 0_B 1s, Minimum waiting time until TSD2 is released again is always 1 s 64s, Minimum waiting time until TSD2 is released again is 1 s, after >16 TSD2 consecutive events, it will extended x 64
VS_OV_SEL	11	rw	VS OV comparator threshold change0B20V, Default threshold setting (V_S,OVD1)1B30V, increased threshold setting (V_S,OVD2)
SH_DISABLE	10	rw	Sample and hold circuitry disable0BENABLED, Gate driver S&H circuitry enabled1BDISABLED, Gate driver S&H circuitry disabled
RSTN_DEL	9	rw	Reset delay time0B10ms, Reset delay time 10 ms (tRD1)1B2ms, Reset delay time to 2 ms (tRD2)
RES	8:7	r	Reserved, always reads as 0
SOFT_RESET_RO	6	rw	Soft Reset Configuration 0 _B RSTN , RSTN will be triggered (pulled low) during a Soft Reset 1 _B NO_RSTN , no RSTN trigger during a Soft Reset
RES	5	r	Reserved, always reads as 0
RES	4:3	r	Reserved, always reads as 0
WD_STM_EN_1	2	rwh	Watchdog Deactivation during Stop Mode, bit10BACTIVE, Watchdog is active in Stop Mode1BINACTIVE, Watchdog is deactivated in Stop Mode
RES	1:0	r	Reserved, always reads as 0

Table 41 Reset of HW_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR	0000 0000 0000 0000 _B			
Soft reset	0000 00x0 0000 0000 _B			
Restart	000x 00x0 0x00 0000 _B			





Serial Peripheral Interface

Notes

1. WD_STM_EN_1 will also be cleared when changing from Stop Mode to Normal Mode .

infineon

Serial Peripheral Interface

Watchdog Control

WD_CTRL Watchdog Contr

Watch	dog Co	ontrol					(000 (0011 _B)				Reset	Value	see Ta	able 42
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHEC KSUM				R	ES				WD_S TM_E N_0	WD_C FG	RES	RES	W	D_TIM	ER
rw		1	1	1	r	L		L	rwh	rw	rwh	r		rwh	1]

Field	Bits	Туре	Description
CHECKSUM	15	rw	 Watchdog Setting Check Sum Bit 0_B 0, Counts as 0 for checksum calculation 1_B 1, Counts as 1 for checksum calculation
RES	14:7	r	Reserved, always reads as 0
WD_STM_EN_0	6	rwh	Watchdog Deactivation during Stop Mode, bit00BACTIVE, Watchdog is active in Stop Mode1BINACTIVE, Watchdog is deactivated in Stop Mode
WD_CFG	5	rw	 Watchdog Configuration 0_B TIMEOUT, Watchdog works as a Time-Out watchdog 1_B WINDOW, Watchdog works as a Window watchdog
RES	4	rwh	Reserved, to be set to '0'
RES	3	r	Reserved, always reads as 0
WD_TIMER	2:0	rwh	Watchdog Timer Period 000_B 10ms, 10ms 001_B 20ms, 20ms 010_B 50ms, 50ms 011_B 100ms, 100ms 100_B 200ms, 200ms 101_B 500ms, 500ms 110_B 10s, 10s

Table 42 Reset of WD_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0001 0100 _B			
Restart	0000 0000 000x 0100 _B			

Notes

1. See also **Chapter 10.2.4** for more information on disabling the watchdog in Stop Mode.

2. See chapter **Chapter 10.2.3** for calculation of checksum.

infineon

Serial Peripheral Interface

Wake-up Control

WK_CTRL Wake-up Contro

Wake-	up Con	itrol				(000 0101 _B)					Reset Value: see Table 43				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	RES RES WK_FILT		WK_F	WK_PUPD RES			WK.	_EN	R	ES	WK_BNK		K		
r	r		rw		r١	N	ļ	r	r	W		r		rw	

Field	Bits	Туре	Description					
RES	15	r	Reserved, always reads as 0 Reserved, always reads as 0					
RES	14	r						
WK_FILT	13:11	rw	Wake-up Filter Time Configuration 000_B 16us, Filter with 16 µs filter time (static sensing) 001_B 64us, Filter with 64 µs filter time (static sensing) 010_B TIMER1, Filtering at the end of the on-time; filter time of 16 µs (cyclic sensing) is selected, Timer1 011_B TIMER2, Filtering at the end of the on-time; filter time of 16 µs (cyclic sensing) is selected, Timer1 011_B TIMER2, Filtering at the end of the on-time; filter time of 16 µs (cyclic sensing) is selected, Timer2 100_B , reserved 101_B , reserved 110_B , reserved 111_B , reserved 111_B , reserved					
WK_PUPD	10:9	rw	 WKx Pull-Up/Pull-Down Configuration 00_B NO, No pull-up/pull-down selected 01_B PULL_DOWN, Pull-down resistor selected 10_B PULL_UP, Pull-up resistor selected 11_B AUTO, Automatic switching to pull-up or pull-down 					
RES	8:7	r	Reserved, always reads as 0					
WK_EN	6:5	rw	WKx Enable ,to be set to $01B^{1}$ 00_B WK_OFF, WKx module OFF 01_B WK_ON, WKx module ON 10_B RES, reserved 11_B OFF, OFF					
RES	4:3	r	Reserved, always reads as 0					
WK_BNK	2:0	rw	WKs input Banking, to be set to 011B 011_B $01B_B$ 100_B , reserved 101_B , reserved 110_B , reserved 111_B , reserved					

1) Warning: if WK_EN is not set to 01_B , then the device cannot wake up upon an edge of WK4.

134



Table 43 Reset of WK_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0010 0000 _B			
Restart	00xx xxx0 0xx0 0000 _B			

Notes

1. At Fail-Safe Mode entry **WK_EN** will be automatically changed (by the device) in "01".

2. During Fail-Safe Mode the **WK_FILT** bits are ignored and static-sense with 16 µs filter time is used by default.

Timer 1 and Timer2 Control and Selection

TIMER_CTRL

Timer 1 and Timer2 Control and Selection						(000 0	(000 0110 _B)				Reset Value: see Table 44					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TIMER2_ON		N RES TIMER2_PER			ER	сусwк тімі		MER1_ON RES		RES	TIMER1_PER		ER		
		rwh		r		rwh		rw	ιh		rwh		r		rwh	

Field	Bits	Туре	Description
TIMER2_ON	15:13	rwh	Timer2 On-Time Configuration 000_B OFF, OFF 001_B 100us, 0.1ms on-time 010_B 300us, 0.3ms on-time 011_B 1ms, 1.0ms on-time 100_B 10ms, 10ms on-time 101_B 20ms, 20ms on-time 110_B , reserved 111_B , reserved
RES	12	r	Reserved, always reads as 0
TIMER2_PER	11:9	rwh	Timer2 Period Configuration 000_B 10ms, 10ms 001_B 20ms, 20ms 010_B 50ms, 50ms 011_B 100ms, 100ms 100_B 200ms, 200ms 101_B 500ms, 500ms 110_B 1s, 1s 111_B 2s, 2s
СҮСШК	8:7	rwh	 Cyclic Wake Configuration O0_B DISABLED, Timer1 and Timer2 disabled as wake-up sources O1_B TIMER1, Timer1 is enabled as wake-up source (Cyclic Wake) 10_B TIMER2, Timer2 is enabled as wake-up source (Cyclic Wake) 11_B , reserved
TIMER1_ON	6:4	rwh	Timer1 On-Time Configuration 000_B OFF, OFF 001_B 100us, 0.1ms on-time 010_B 300us, 0.3ms on-time 011_B 1ms, 1.0ms on-time 100_B 10ms, 10ms on-time 101_B 20ms, 20ms on-time 110_B , reserved111_B, reserved





Serial Peripheral Interface

Field	Bits	Туре	Description
TIMER1_PER	2:0	rwh	Timer1 Period Configuration
			000 _B 10ms , 10ms
			001 _B 20ms , 20ms
			010 _B 50ms , 50ms
			011 _B 100ms , 100ms
			100 _B 200ms , 200ms
			101 _B 500ms , 500ms
			110 _B 1s , 1s
			111 _B 2s , 2s

Table 44 Reset of TIMER_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 0000 0000 0000 _B			

Notes

- 1. The timer must be first assigned and is then automatically activated as soon as the on-time is configured.
- 2. Timer accuracy is linked to the oscillator accuracy (see Parameter P_13.12.43).



Interrupt Mask Control¹⁾

INT_MASK

Interrupt Mask Control							(000 1001 _B)					Reset Value: see Table 45			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	RES	1	1	1	INTN_ CYC_E N	WD_S DM_DI SABLE	WD_S DM	SPI_C RC_FA IL	BD_ST AT	RES	RES	TEMP _STAT	SUPP LY_ST AT
			r				rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	15:9	r	Reserved, always reads as 0
INTN_CYC_EN	8	rw	 Periodical INTN generation 0_B DISABLED, no periodical INTN event generated in case of pending interrupts 1_B ENABLED, periodical INTN event generated in case of pending interrupts
WD_SDM_DISABLE	7	rw	Disable Watchdog in Software Development Mode0BENABLED, WD is enabled in Software Development Mode1BDISABLED, WD is disabled in Software Development Mode
WD_SDM	6	rw	 Watchdog failure in Software Development Mode 0_B DISABLED, no INTN event generated in case of WD trigger failure in Software Development Mode 1_B ENABLED, one INTN event is generated in case of WD trigger failure in Software Development Mode
SPI_CRC_FAIL	5	rw	 SPI and CRC interrupt generation 0_B DISABLED, no INTN event generated in case of SPI_FAIL or CRC_FAIL 1_B ENABLED, one INTN event is generated n case of SPI_FAIL or CRC_FAIL
BD_STAT	4	rw	 Bridge Driver Interrupt generation 0_B DISABLED, no INTN event generated in case BD_STAT (on Status Information Field) is set 1_B ENABLED, one INTN event generated in case BD_STAT (on Status Information Field) is set
RES	3	rw	Reserved, to be set to '0'
RES	2	rw	Reserved, to be set to '0'

Every event will generate a signal on the INTN pin (when masked accordingly).
 Even if the status-bit was already set in the corresponding status-register it can still trigger a signal on the INTN pin.



Serial Peripheral Interface

Field	Bits	Туре	Description					
TEMP_STAT	1	rw	Temperature Interrupt generation0BDISABLED, no INTN event generated in caseTEMP_STAT (on Status Information Field) is set1BENABLED, one INTN event generated in caseTEMP_STAT (on Status Information Field) is set					
SUPPLY_STAT	0	rw	SUPPLY Status Interrupt generation 0B DISABLED, no INTN event generated in case SUPPLY_STAT (on Status Information Field) is set 1B ENABLED, one INTN event generated in case SUPPLY_STAT (on Status Information Field) is set					

Table 45Reset of INT_MASK

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0001 0100 0000 _B			
Restart	0000 000x xxxx xxxx _B			



System Status Control

SYS_STAT_CTRL System Status Control (000 1011_B) Reset Value: see Table 46 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 SYS_STAT rw

Field	Bits	Туре	Description
SYS_STAT	15:0	rw	System Status Control (bit0=LSB; bit15=MSB)
			Dedicated bytes for system configuration, access only by microcontroller. Cleared after power up and soft reset.

Table 46Reset of SYS_STAT_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR / Soft reset	0000 0000 0000 0000 _B			
Restart	xxxx xxxx xxxx xxxx _B			

Note: This register is intended for storing system configuration of the ECU by the microcontroller and is only accessible in Normal Mode. The register is not accessible by the TLE9185QXV33 and is also not cleared after Fail-Safe or Restart Mode. It allows the microcontroller to quickly store system configuration without loosing data.

11.5.2 Control registers bridge driver

General Bridge Control

GENCTRL

General Bridge Control						(001 0000 _B)				Reset Value: see Table 47						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BDFR EQ	RES	RES	CPUV TH	FET_L VL	CPST GA	BDOV _REC	IPCHG ADT	A	GC	CPEN	POCH GDIS	AGCFI LT	EN_GE N_CH ECK		FMOD E
	rw	r	r	rw	rw	rw	rw	rw	r	W	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description				
BDFREQ	15	rw	 Bridge driver synchronization frequency 0_B 18MHz, typ. 18.75 MHz (default) 1_B 37MHz, typ. 37.5 MHz 				
RES	14	r	Reserved, always reads as 0				
RES	13	r	Reserved, always reads as 0				
СРUVTН	12	rw	 Charge pump under voltage (referred to VS) 0_B TH1, (default) CPUV threshold 1 for FET_LVL = 0, CPUV threshold 1 for FET_LVL = 1 1_B TH2, CPUV threshold 2 for FET_LVL = 0, CPUV threshold 2 for FET_LVL = 1 				
FET_LVL	11	rw	External MOSFET normal / logic level selection00BLOGIC, Logic level MOSFET selected1NORMAL, Normal level MOSFET selected(default)				
CPSTGA	10	rw	Automatic switchover between dual and single charge pump stage0BINACTIVE, Automatic switch over deactivated (default)1BACTIVE, Automatic switch over activated				
BDOV_REC 9		rw	Bridge driver recover from VS and VSINTOvervoltage00BINACTIVE, Recover deactivated (default)11ACTIVE, Recover activated				
IPCHGADT	8	rw	Adaptation of the pre-charge and pre-discharge current0 B1STEP, 1 current step (default)1 B2STEPS, 2 current steps				



Serial Peripheral Interface

Field	Bits	Туре	Description			
AGC	7:6	rw	 Adaptive gate control 00_B INACTIVE1, (default) Adaptive gate control disabled, pre-charge and pre-discharge disabled 01_B INACTIVE2, Adaptive gate control disabled, precharge is enabled with IPRECHG = IPCHGINIT, predischarge is enabled with IPREDCHG = IPDCHGINIT 10_B ACTIVE, Adaptive gate control enabled, IPRECHG and IPREDCHG are self adapted 11_B, reserved. Adaptive gate control enabled, IPRECHG and IPREDCHG are self adapted 			
CPEN	5	rw	CPEN 0 _B DISABLED, Charge pump disabled (default) 1 _B ENABLED, Charge pump enabled			
POCHGDIS	4	rw	 Postcharge disable bit 0_B ENABLED, The postcharge phase is enabled during PWM (default) 1_B DISABLED, The postcharge phase is disabled during PWM 			
AGCFILT	3	rw	Filter for adaptive gate control0NO_FILT, No filter applied (default)1FILT_APPL, Filter applied			
EN_GEN_CHECK	2	rw	Detection of active / FW MOSFET0BDISABLED, Detection disabled (default)1BENABLED, Detection enabled			
IHOLD	1	rw	Gate driver hold current IHOLD0BTH1, (default) Charge: I CHG15, discharge I DCHG15.1BTH2, Charge: I CHG20, discharge: I DCHG20			
FMODE	0	rw	Frequency modulation of the charge pump0NO, No modulation115KHz, Modulation frequency 15.6 kHz (default)			

Table 47 Reset of GENCTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 1000 0000 0001 _B			
Restart	x00x xxxx xxxx xxxx _B			



Current sense amplifier

CSA

Current sense amplifier (0						(001 0	(001 0001 _B) Rese				Reset	t Value: see Table 48				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RES		1	PWM_ NB	CSO_ CAP	CSD	oci	FILT	CSA_O FF	00	ТН	cs	AG	OCEN
			r			rw	rw	rw	r	W	rw	r	Ŵ	r	W	rw

Field	Bits	Туре	Description		
RES	15:11	r	Reserved, always reads as 0		
PWM_NB	10	rw	Selection of 3 or 6 PWM inputs 0 _B 3PWM, 3 PWM inputs (default) 1 _B 6PWM, 6 PWM inputs		
CSO_CAP	9	rw	Capacitance connected to the current senseamplifier output (CCSO), see also Chapter 10.10.4 0_B 400pF, CCSO < 400 pF (default)		
CSD	8	 Direction of the current sense amplifier 0_B UNI, Unidirectional 1_B BI, Bidirectional (default) 			
OCFILT	7:6	rw	Overcurrent filter time of CSO 00_B 6us, 6 µs (default) 01_B 10us, 10 µs 10_B 50us, 50 µs 11_B 100us, 100 µs		
CSA_OFF	5	rw	CSA OFF 0 _B CSA_ON, CSA enabled 1 _B CSA_OFF, CSA disabled (default)		
ОСТН	4:3	rw	Overcurrent detection threshold of CSO 00_B TH1 , $V_{CSO} > V_{CC1}/2+2 \times V_{CC1}/20$ or $V_{CSOx} < V_{CC1}/2-2 \times V_{CC1}/20$ (default) 01_B TH2 , $V_{CSO} > V_{CC1}/2+4 \times V_{CC1}/20$ or $V_{CSOx} < V_{CC1}/2-4 \times V_{CC1}/20$ 10_B TH3 , $V_{CSO} > V_{CC1}/2+5 \times V_{CC1}/20$ or $V_{CSOx} < V_{CC1}/2-5 \times V_{CC1}/20$ 11_B TH4 , $V_{CSO} > V_{CC1}/2+6 \times V_{CC1}/20$ or $V_{CSOx} < V_{CC1}/2-6 \times V_{CC1}/20$		
CSAG	2:1	rw	Gain of the current sense amplifier 00_B $10VV, G_{DIFF10}$ (default) 01_B $20VV, G_{DIFF20}$ 10_B $40VV, G_{DIFF40}$ 11_B $60VV, G_{DIFF60}$		
OCEN	0	rw	Overcurrent shutdown Enable 0 _B DISABLED, Disabled 1 _B ENABLED, Enabled (default)		



Table 48Reset of CSA

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	$0000000100100001_{\rm B}$			
Restart	0000 0xxx xxxx xxx1 _B			

Drain-Source monitoring threshold LS1-3



LS_VDS

VDS monitoring threshold LS1-3						(001 0010 _B)					Reset Value: see Table				ble 49	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RI	S	TF\	/DS		RES		L	S3VDST	Н	L	S2VDS1	Г Н	L	S1VDST	H
	1	-	r١	N		r			rw			rw			rw	

Field	Bits	Туре	Description
RES	15:14	r	Reserved. Always read as 0
TFVDS	13:12	rw	Filter time of drain-source voltage monitoring 00_B 500ns, 0.5 µs (default) 01_B 1us, 1 µs 10_B 2us, 2 µs 11_B 6us, 6 µs
RES	11:9	r	Reserved, always reads as 0
LS3VDSTH	8:6	rw	LS3 drain-source overvoltage threshold 000_{B} 160mV, 0.16 V 001_{B} 200mV, 0.20 V (default) 010_{B} 300mV, 0.30 V 011_{B} 400mV, 0.40 V 100_{B} 500mV, 0.50 V 101_{B} 600mV, 0.60 V 111_{B} 800mV, 0.80 V 111_{B} 2V, 2.0 V
LS2VDSTH	5:3	rw	LS2 drain-source overvoltage threshold 000_B 160mV, 0.16V 001_B 200mV, 0.20 V (default) 010_B 300mV, 0.30 V 011_B 400mV, 0.40 V 100_B 500mV, 0.50 V 101_B 600mV, 0.60 V 110_B 800mV, 0.80 V 111_B 2V, 2.0 V
LS1VDSTH	2:0	rw	LS1 drain-source overvoltage threshold 000_B 160mV, 0.16 V 001_B 200mV, 0.20 V (default) 010_B 300mV, 0.30 V 011_B 400mV, 0.40 V 100_B 500mV, 0.50 V 101_B 600mV, 0.60 V 110_B 800mV, 0.80 V 111_B 2V, 2.0 V



Table 49 Reset of LS_VDS

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0100 1001 _B	0000 0000 0000 0000		
Restart	0000 000x xxxx xxxx _B			

Drain-Source monitoring Threshold HS1-3



HS_VDS

V	VDS monitoring threshold HS1-3 ((001 0	0011 _B)			Reset Value: see Table				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RI	ES	RES	DEEP_ ADAP		RES		H	S3VDST	H	H	S2VDS1	ГН	Н	S1VDST	ГН
	r		rw	rw		r			rw			rw			rw	

Field	Bits	Туре	Description
RES	15:14	r	Reserved. Always read as 0
RES	13	rw	Reserved. This bit must be programmed to '0'
DEEP_ADAP	12	rw	Deep adaptation enable 0 _B NO_DEEP_ADAP, Deep adaptation disabled (default) 1 _B DEEP_ADAP, Deep adaptation enabled
RES	11:9	r	Reserved, always reads as 0
HS3VDSTH	8:6	rw	HS3 drain-source overvoltage threshold 000_B 160mV, 0.16 V 001_B 200mV, 0.20 V (default) 010_B 300mV, 0.30 V 011_B 400mV, 0.40 V 100_B 500mV, 0.50 V 101_B 600mV, 0.60 V 110_B 800mV, 0.80 V 111_B 2V, 2.0 V
HS2VDSTH	5:3	rw	HS2 drain-source overvoltage threshold
			$\begin{array}{c} 000_{\rm B} \ {\bf 160mV}, 0.16 \ {\rm V} \\ 001_{\rm B} \ {\bf 200mV}, 0.20 \ {\rm V} \ ({\rm default}) \\ 010_{\rm B} \ {\bf 300mV}, 0.30 \ {\rm V} \\ 011_{\rm B} \ {\bf 400mV}, 0.40 \ {\rm V} \\ 100_{\rm B} \ {\bf 500mV}, 0.50 \ {\rm V} \\ 101_{\rm B} \ {\bf 600mV}, 0.60 \ {\rm V} \\ 110_{\rm B} \ {\bf 800mV}, 0.80 \ {\rm V} \\ 111_{\rm B} \ {\bf 2V}, 2.0 \ {\rm V} \end{array}$
HS1VDSTH	2:0	rw	HS1 drain-source overvoltage threshold 000_B 160mV, 0.16 V 001_B 200mV, 0.20 V (default) 010_B 300mV, 0.30 V 011_B 400mV, 0.40 V 100_B 500mV, 0.50 V 101_B 600mV, 0.60 V 110_B 800mV, 0.80 V 111_B 2V, 2.0 V



Table 50 Reset of HS_VDS

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0100 1001 _B			
Restart	00xx 000x xxxx xxxx _B			



CCP and times selection

CCP_BLK CCP and times selec

(CCP ai	nd tim	es sele	ction			(001 0100 _B)						Reset Value: see Table 51					
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		TBL	ANK	I		тс	СР	1			RES		1	c	CP_BN	ĸ		
_	rw			rw			r					rw						

Bits	Туре	Description
15:12	rw	Blank time nom. tHBxBLANK = 587 ns + 266 x T[3:0] _D The CCP_BNK bits select the blank time for the FW or active MOSFET and the half-bridge HBx Reset of active and FW tHBxBLANK: 2450 ns typ.
11:8	rw	Cross-current protection time nom. tHBxCCP = 587 ns + 266 x TCCP[3:0] _D The CCP_BNK bits select the cross-current protection time for the FW or active MOSFET and the half-bridge HBx Reset of all active and FW tHBxCCP: 2450 ns typ.
7:3	r	Reserved, always reads as 0
2:0	rw	 Cross-current and time banking 000_B ACT_HB1, Active blank and cross-current prot. times for HB1 (default) 001_B ACT_HB2, Active blank and cross-current prot. times for HB2 010_B ACT_HB3, Active blank and cross-current prot. times for HB3 011_B RES, reserved 100_B FW_HB1, FW blank and cross-current prot. times for HB1 101_B FW_HB2, FW blank and cross-current prot. times for HB2 110_B FW_HB3, FW blank and cross-current prot. times for HB2 110_B FW_HB3, FW blank and cross-current prot. for times for HB3
	15:12 11:8 7:3	15:12 rw 11:8 rw 7:3 r

Table 51 Reset of CCP_BLK

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0111 0111 0000 0000 _B			
Restart	xxxx xxxx 0000 0000 _B			



Half-Bridge MODE

HBMODE Half-Bridge MODE

Half-	Bridge	MODE					(001 0	101 _B)	Reset Value: see Table 52						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RES		HB3N	MODE	AFW3	HB3_ PWM_ EN	HB2N	IODE	AFW2	HB2_ PWM_ EN	HB1N	IODE	AFW1	HB1_ PWM_ EN
L	r			r	W	rw	rw	r	N	rw	rw	r	W	rw	rw

Field	Bits	Туре	Description
RES	15:12	r	Reserved, always reads as 0
HB3MODE	11:10	rw	 Half-bridge 3 MODE selection 00_B PASSIVE_OFF, LS3 and HS3 are off by passive discharge (default) 01_B LS3_ON, LS3 is ON 10_B HS3_ON, HS3 is ON 11_B ACTIVE_OFF, LS3 and HS3 kept off by the active discharge
AFW3	9	rw	Active freewheeling for half-bridge 3 during PWM 0 _B DISABLED, active freewheeling disabled 1 _B ENABLED, active freewheeling enabled (default)
HB3_PWM_EN	8	rw	PWM mode for half-bridge 300INACTIVE, PWM deactivated for HB2(default)1ACTIVE, PWM activated for HB2
HB2MODE	7:6	rw	 Half-bridge 2 MODE selection 00_B PASSIVE_OFF, LS2 and HS2 are off by passive discharge (default) 01_B LS2_ON, LS2 is ON 10_B HS2_ON, HS2 is ON 11_B ACTIVE_OFF, LS2 and HS2 kept off by the active discharge
AFW2	5	rw	Active freewheeling for half-bridge 2 during PWM 0_B DISABLED, active freewheeling disabled 1_B ENABLED, active freewheeling enabled (default)
HB2_PWM_EN	4	rw	 PWM mode for half-bridge 2 0_B INACTIVE, PWM deactivated for HB2(default) 1_B ACTIVE, PWM activated for HB2
HB1MODE	3:2	rw	 Half-bridge 1 MODE selection 00_B PASSIVE_OFF, LS1 and HS1 are off by passive discharge (default) 01_B LS1_ON, LS1 is ON 10_B HS1_ON, HS1 is ON 11_B ACTIVE_OFF, LS1 and HS1 kept off by the active discharge

TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

Field	Bits	Туре	Description
AFW1	1	rw	Active freewheeling for half-bridge 1 during PWM0BDISABLED, active freewheeling disabled1BENABLED, active freewheeling enabled (default)
HB1_PWM_EN	0	rw	 PWM mode for half-bridge 1 0_B INACTIVE, PWM deactivated for HB1 (default) 1_B ACTIVE, PWM activated for HB1

Table 52Reset of HBMODE

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0010 0010 0010 _B			
Restart	0000 0010 0010 0010 _B			



HB pre-charge and pre-discharge time

TPRECHG

ļ	HB pre	e-charg	ge and	pre-dis	scharg	e time		(001 0	110 _B)				Reset	Value:	see Ta	ble 53
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RES	I	٦	[PCHG	3		TPCHG2	2	-	TPCHG1		RES	ТР	CHG_B	NK
_		r			rw			rw			rw		r		rw	

Field	Bits	Туре	Description
RES	15:13	r	Reserved, always reads as 0
TPCHG3	12:10	rw	If TPCHG_BNK=0: precharge time of HB 3, If TPCHG_BNK=1: predischarge time of HB 3
TPCHG2	9:7	rw	If TPCHG_BNK=0: precharge time of HB 2, If TPCHG_BNK=1: predischarge time of HB 2
TPCHG1	6:4	rw	If TPCHG_BNK=0: precharge time of HB 1, If TPCHG_BNK=1: predischarge time of HB 1
RES	3	r	Reserved, always read as 0
TPCHG_BNK	2:0	rw	Precharge/predischarge time selection 000_B PRECHARGE, Precharge time selected (default) 001_B PREDISCHARGE, Predischarge time selected $x1x_B$, wrong setting of TPCHG_BNK $1xx_B$, wrong setting of TPCHG_BNK

Table 53Reset of TPRECHG

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	000x xxxx xxxx 0000 _B			



Static charge/discharge current

ST_ICHG

Static	charge	e/disch	arge c	urrent			(001 (0111 _B)				Reset	Value	see <mark>Ta</mark>	able 54
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RI	ES			ІСНО	GST3			ІСНО	GST2			ICHO	GST1	
L		r			r	w			r	N			r	w	1]

Field	Bits	Туре	Description
RES	15:12	r	Reserved, always read as 0
ICHGST3	11:8	rw	Static charge and discharge currents of HB3Refer to Table 17Default: 0100 _B - charge: ICHG16,15.3 mA typ., discharge:ICHG16, 15.1 mA typ.
ICHGST2	7:4	rw	Static charge and discharge currents of HB2Refer toDefault: 0100 _B - charge: I CHG16, 15.3 mA typ., discharge:I DCHG16, 15.1 mA typ.
ICHGST1	3:0	rw	Static charge and discharge currents of HB1Refer to Table 17Default: 0100 _B - charge: ICHG16, 15.3 mA typ., discharge:ICHG16, 15.1 mA typ.

Table 54 Reset of ST_ICHG

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0100 0100 0100 _B			
Restart	0000 xxxx xxxx xxxx _B			



HB charge/discharge currents for PWM operation

HB_ICHG

HB charge/discharge currents for PWM operation

							(001 1	L000 _в)				Reset	Value	: see <mark>T</mark> a	able 55
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	IDC	HG	ŗ	ļ		ļ	IC	HG	ŗ	ļ	RES	10	CHG_BN	ik
L	1	r	N	1	1	I	1	r	w	1	1	r		rw]

Field	Bits	Туре	Description
IDCHG	15:10	rw	If ICHG_BNK =0xx _B : Discharge current of HBx active MOSFET If ICHG_BNK=1xx _B : Reserved. Always read as '0' Default value for all active MOSFETs discharge currents: 001111 _B , I _{DCHG15} Refer to Table 25 for the configuration of the discharge current
ICHG	9:4	rw	If ICHG_BNK=0xx _B : Charge current of HBx active MOSFET If ICHG_BNK=1xx _B : Charge and discharge current of HBx FW MOSFETs Default value for all active MOSFETs charge currents and all FW MOSFETs charge/discharge currents: 001101 _B , <i>I</i> _{CHG13} Refer to Table 24 for the configuration of the charge current of the active and FW MOSFET Refer to Table 25 for the configuration of the discharge current of the FW MOSFET
RES	3	r	Reserved, always read as 0
ICHG_BNK	2:0	rw	 Banking bits for charge and discharge currents of active MOSFETs 000_B ACT_HB1, Active MOSFET of HB1 is selected (default) 001_B ACT_HB2, Active MOSFET of HB2 is selected 010_B ACT_HB3, Active MOSFET of HB3 is selected 011_B RES, reserved 100_B FW_HB1, FW MOSFET of HB1 is selected 101_B FW_HB2, FW MOSFET of HB2 is selected 111_B FW_HB3, FW MOSFET of HB3 is selected 111_B RES, reserved

Table 55 Reset of HB_ICHG

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0011 1100 1101 0000 _B			POR value valid for ICHG_BNK = 0
Restart	xxxx xxxx xxxx 0000 _B			

TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

HB max. pre-charge/pre-discharge in PWM operation current and diagnostic pull-down

HB_ICHG_MAX

HB max. pre-charge/pre-discharge in PWM operation current and diagnostic pull-down

		-			-		(001 1	1001 _B)		-		Reset	Value	see Ta	able 56
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	HB3ID IAG	HB2ID IAG	HB1ID IAG		RI	ES	1	RI	S	ICHG	МАХЗ	ICHG	MAX2	ICHG	MAX1
r	rrw	rw	rw		r	•	L	I	•	r	w	r	w	r	W

Field	Bits	Туре	Description
RES	15	r	Reserved, always read as 0
HB3IDIAG	14	rrw	Control of HB3 off-state current source and current sink 0 _B INACTIVE, Pull-down deactivated (default) 1 _B ACTIVE, Pull-down activated
HB2IDIAG	13	rw	Control of HB2 pull-down for off-state diagnostic00INACTIVE, Pull-down deactivated (default)1ACTIVE, Pull-down activated
HB1IDIAG	12	rw	Control of HB1 pull-down for off-state diagnostic00INACTIVE, Pull-down deactivated (default)1ACTIVE, Pull-down activated
RES	11:8	r	Reserved, always read as 0
RES	7:6	r	Reserved, always reads as 0
ICHGMAX3	5:4	rw	 Maximum drive current of HB3 during the pre- charge and pre-discharge phases¹⁾ 00_B 31mA, charge I_{CHG24}: typ. 31.6 mA, discharge I_{DCHG24}: typ. 30.9 mA (default) 01_B 52mA, charge I_{CHG32}: typ. 52.5 mA, discharge I_{DCHG32}: typ. 51.5 mA 10_B 112mA, charge I_{CHG52}: typ. 112.2mA, discharge I_{DCHG52}: typ. 110.8 mA 11_B 150mA, charge I_{CHG63}: typ. 150 mA, discharge I_{DCHG63}: typ. 150 mA
ICHGMAX2	3:2	rw	 Maximum drive current of HB2 during the pre- charge phase and pre-discharge phases¹) 00_B 31mA, charge I_{CHG24}: typ. 31.6 mA, discharge I_{DCHG24}: typ. 30.9 mA (default) 01_B 52mA, charge I_{CHG32}: typ. 52.5 mA, discharge I_{DCHG32}: typ. 51.5 mA 10_B 112mA, charge I_{CHG52}: typ. 112.2mA, discharge I_{DCHG52}: typ. 110.8 mA 11_B 150mA, charge I_{CHG63}: typ. 150 mA, discharge I_{DCHG63}: typ. 150 mA

TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

Field	Bits	Туре	Description
ICHGMAX1	1:0	rw	Maximum drive current of HB1 during the pre- charge and pre-discharge phases ¹⁾
			$\begin{array}{c} 00_{B} \textbf{31mA}, \text{ charge } I_{CHG24}\text{: typ. 31.6 mA, discharge} \\ I_{DCHG24}\text{: typ. 30.9 mA (default)} \\ 01_{B} \textbf{52mA}, \text{ charge } I_{CHG32}\text{: typ. 52.5 mA, discharge} \\ I_{DCHG32}\text{: typ. 51.5 mA} \\ 10_{B} \textbf{112mA}, \text{ charge } I_{CHG52}\text{: typ. 112.2mA, discharge} \end{array}$
			 Incharge (CHG52 (S)P) Incharge (CHG52 (S)P) Incharge (CHG52 (S)P) Incharge (CHG52 (S)P) Incharge (

1) ICHGMAX is also the current applied during the post-charge of the PWM MOSFET.

Table 56Reset of HB_ICHG_MAX

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0xxx 0000 00xx xxxx _B			



HBx pre-charge/pre-dischage initialization configuration in PWM operation

HB_PCHG_INIT

HBx pre-charge/pre-discharge initialization configuration in PWM operation

							(001 1	LO10 _B)				Reset Value: see Table 57					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	PDCHGINIT					PCHGINIT					1	RES	I	NIT_BN	к		
	rw						rw					r rw					

Field	Bits	Туре	Description
PDCHGINIT	15:10	rw	Initial predischarge current of HBx, IPDCHGINITx The INIT_BNK bits select the addressed half-bridge Default: 001111 _B Refer to Table 24
PCHGINIT	9:4	rw	Initial precharge current of HBx, IPCHGINITx The INIT_BNK bits select the addressed half-bridge Default: 001101 _B Refer to Table 24
RES	3	r	Reserved, always reads as 0
INIT_BNK	2:0	rw	 Banking bits for Precharge an Predischarge Initial Current 000_B HB1, precharge/discharge init. for HB1 selected (default) 001_B HB2, precharge/discharge init. for HB2 selected 010_B HB3, precharge/discharge init. for HB3 selected 010_B RES, reserved 011_B RES, reserved 1xx_B, wrong setting of INIT_BANK

Table 57 Reset of HB_PCHG_INIT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0011 1100 1101 0000 _B			
Restart	xxxx xxxx xxxx 0000 _B			





TDON_HB_CTRL

HBx in	puts T	DON c	onfigu	ration		(001 1011 _B)						Reset Value: see Table 58				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	RES TDON				ON	RES				S HB_TDON_BNK				BNK		
r rw					w		1			r				rw		

Field	Bits	Туре	Description
RES	15:14	r	Reserved, always read as 0
TDON	13:8	rw	Turn-on delay time of active MOSFET of HBx The HB_TDON_BNK bits selects the turn-on delay time of the active MOSFET of the half-bridge HBx Nominal tDON = 53.3 ns x TDON[5:0] _D Default: 00 1100 _B : 640 ns typ.
RES	7:3	r	Reserved, always read as 0
HB_TDON_BNK	2:0	rw	Banking bits for turn-on delay time 000_B HB1, tDON of HB1 selected (default) 001_B HB2, tDON of HB2 selected 010_B HB3, tDON of HB3 selected 011_B RES, reserved $1xx_B$, wrong setting of PWM_TDON_BNK

Table 58 Reset of TDON_HB_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 1100 0000 0000 _B			
Restart	00xx xxxx 0000 0000 _B			



HBx TDOFF configuration

TDOFF_HB_CTRL HBx TDOFF configuration

ł	HBx TI	DOFF c	onfigu	ration				(001 1	100 _B)			Reset Value: see Table 59				
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RI	ES	TDOFF					RES				1	HB_TDOFF_BNK			
F	r rw						I				r	I	4	4	rw	

Field	Bits	Туре	Description
RES	15:14	r	Reserved, always read as 0
TDOFF	13:8	rw	Turn-off delay time of active MOSFET of HBx The HB_TDOFF_BNK bits selects the turn-off delay time of the active MOSFET of the half-bridge HBx Nominal tDOFF = 53.3 ns x TDOFF[5:0] _D Default: 0000 1100 _B : 640 ns
RES	7:3	r	Reserved, always read as 0
HB_TDOFF_BNK	2:0	rw	Banking bits for turn-off delay time 000_B HB1, tDOFF of HB1 selected (default) 001_B HB2, tDOFF of HB2 selected 010_B HB3, tDOFF of HB3 selected $1xx_B$, wrong setting of PWM_TDOFF_BNK

Table 59 Reset of TDOFF_HB_CTRL

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 1100 0000 0000 _B			
Restart	00xx xxxx 0000 0000 _B			



Brake control

BRAKE

Brake	contro	ol –				(001 1101 _B)						Reset Value: see Table 60			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI	ES	RES	SLAM _LS3_ DIS	SLAM _LS2_ DIS	SLAM _LS1_ DIS	SLAM	VDST H_BR K		PARK_ BRK_E N	OV_B RK_E N	R	ES	0\	/_BRK_	тн
I	r	r	rw	rw	rw	rw	rw	rw	rw	rw	r	W		rw	

Field	Bits	Туре	Description
RES	15:14	r	Reserved, always read as 0
RES	13	r	Reserved, always read as 0
SLAM_LS3_DIS	12	rw	LS3 output disable during SLAM mode 0 0 ACTIVE, LS3 control active in Slam mode (default) 1 1 DISABLED, LS3 control disabled in Slam mode
SLAM_LS2_DIS	11	rw	 LS2 output disable during SLAM mode 0_B ACTIVE, LS2 control active in Slam mode (default) 1_B DISABLED, LS2 control disabled in Slam mode
SLAM_LS1_DIS	10	rw	LS1 output disable during SLAM mode 0 0 ACTIVE, LS1 control active in Slam mode (default) 1 1 DISABLED, LS1 control disabled in Slam mode
SLAM	9	rw	Slam mode0BINACTIVE, Slam mode deactivated (default)1BAVTIVE, Slam mode activated
VDSTH_BRK	8	rw	VDS Overvoltage for LS1-3 during braking0B800mV, VVDSMONTHO_BRAKE, 0.8 V, typ. (default)1B220mV, VVDSMONTH1_BRAKE, 0.22 V typ.
TBLK_BRK	7	rw	Blank time of VDS overvoltage during braking 0 _B 7uS , t _{BLK_BRAKE1} ,7 μs typ. 1 _B 11uS , t _{BLK_BRAKE2} , 11 μs typ. (default)
PARK_BRK_EN	6	rw	Parking brake enable0BDISABLED, Parking brake disabled (default)1BENABLED, Parking brake enabled
OV_BRK_EN	5	rw	Overvoltage brake enable0BDISABLED, Overvoltage brake disabled1BENABLED, Overvoltage brake enabled (default)
RES	4:3	rw	Reserved, to be set to 0

TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

Field	Bits	Туре	Description	
OV_BRK_TH	2:0	rw	Overvoltage brake threshold	
			000 _B 27V , typ. 27V (default)	
			001 _B 28V , typ. 28V	
			010 _B 29V , typ. 29V	
			011 _B 30V , typ. 30V	
			100 _B 31V , typ. 31V	
			101 _B 32V , typ. 32V	
			110 _B 33V , typ. 33V	
			111 _B 34V , typ. 34V	

Table 60 Reset of BRAKE

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 1010 0000 _B			
Restart	000x xxxx xxx0 0xxx _B			

Note: For min and max values of **OV_BRK_TH**, refer to **Chapter 10.11**.

infineon

Serial Peripheral Interface

11.6 SPI status information registers

READ/CLEAR Operation (see also **Chapter 11.3**):

- One 32-bit SPI command consist of four bytes:
 - The 7-bit address and one additional bit for the register access mode and
 - following the two data bytes and the CRC.

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...23 (see also figure).

- There are two different bit types:
 'r' = READ: read only bits (or reserved bits).
 'rc' = READ/CLEAR: readable and clearable bits.
- Reading a register is done word wise by setting the SPI bit 7 to "0" (= Read Only).
- Clearing a register is done word wise by setting the SPI bit 7 to "1". No single bits can be cleared. Therefore the content of a SPI message (bit 8..23) doesn't matter.
- SPI status registers are in general not cleared or changed automatically (an exception are the x bits). This must be done by the microcontroller via SPI command.

The registers are addressed wordwise.

Register Short Name	Register Long Name	Offset Address	Page Number	
SPI status information re	egisters, Device Status Registers			
SUP_STAT	Supply Voltage Fail Status	1000000 _B	163	
THERM_STAT	Thermal Protection Status	1000001 _B	165	
DEV_STAT	Device Information Status	1000010 _B	166	
WK_STAT	Wake-up Source and Information Status	1000100 _B	168	
WK_LVL_STAT	WK Input Level	1000101 _B	169	
SPI status information re	egisters, Status registers bridge driver			
GEN_STAT	GEN Status register	1010000 _B	170	
TDREG	Turn-on/off delay regulation register	1010001 _B	172	
DSOV	Drain-source overvoltage HBVOUT	1010010 _B	174	
EFF_TDON_OFF1	Effective MOSFET turn-on/off delay - PWM half- bridge 1	1010011 _B	176	
EFF_TDON_OFF2	Effective MOSFET turn-on/off delay - PWM half- bridge 2	1010100 _B	177	
EFF_TDON_OFF3	Effective MOSFET turn-on/off delay - PWM half- bridge 3	1010101 _B	178	
TRISE_FALL1	MOSFET rise/fall time - PWM half-bridge 1	1010111 _B	179	
TRISE_FALL2	MOSFET rise/fall time - PWM half-bridge 2	1011000 _B	180	
TRISE_FALL3	MOSFET rise/fall time - PWM half-bridge 3	1011001 _B	181	
SPI status information re	egisters, Family and product information register			
FAM_PROD_STAT	Family and Product Identification Register	1110000 _B	182	

Table 61Register Overview

11.6.1 Device Status Registers

Supply Voltage Fail Status

SUP_STAT

Supply	ly Voltage Fail Status				(100 0000 _B)						Reset Value: see Table 62				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POR	RES		_	VCC1_ UV_FS	RES		VSINT _UV	VSINT _OV	vs_uv	vs_ov	CP_UV	VCC1_ SC	VCC1_ UV	VCC1_ OV	VCC1_ WARN
rc	r		rc	rc	r	С	rc	rc	rc	rc	rc	rc	rc	rc	rc

Field	Bits	Туре	Description
POR	15	rc	Power-On reset detection0BNO_POR, No POR1BPOR, POR occurred
RES	14:13	r	Reserved, always reads as 0
CP_OT	12	rc	Charge pump overtemperature0BNO_CP_OT, No charge pump OT detected1BCP_OT, Charge pump OT detected
VCC1_UV_FS	11	rc	4th consecutive VCC1 UV-Detection 0B NO_FAILSAFE, No Fail-Safe Mode entry due to 4th consecutive VCC1_UV 1B FAILSAFE, Fail-Safe Mode entry due to 4th consecutive VCC1_UV
RES	10:9	rc	Reserved
VSINT_UV	8	rc	VSINT UV-Detection 0 _B NO_UV, No Undervoltage 1 _B UV_EVENT, VSINT Undervoltage detected
VSINT_OV	7	rc	VSINT OV-Detection 0 _B NO_OV, No Overvoltage 1 _B OV_EVENT, VSINT Overvoltage detected
VS_UV	6	rc	VS Undervoltage Detection (V _{s,uv}) 0 _B NO_VS, No VS undervoltage detected 1 _B VS_EVENT, VS undervoltage detected (detection is only active when VCC1 is enabled)
vs_ov	5	rc	VS Overvoltage Detection (V _{s,ov}) 0 _B NO_OV, No VS overvoltage detected 1 _B OV_EVENT, VS overvoltage detected (detection is only active when VCC1 is enabled)
CP_UV	4	rc	$\begin{array}{c} \textbf{CP_UV} \\ \textbf{0}_{B} \textbf{NO_UV}, \text{ No CP undervoltage detected} \\ \textbf{1}_{B} \textbf{UV_EVENT}, \text{ CP undervoltage detected} \end{array}$
VCC1_SC	3	rc	VCC1 SC 0 _B NO_SC, No VCC1 short to GND detected 1 _B SC_EVENT, VCC1 short to GND



TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

Field	Bits	Туре	Description
VCC1_UV	2	rc	 VCC1 UV-Detection (due to Vrtx reset) 0_B NO_UV, No VCC1_UV detection 1_B UV_EVENT, VCC1 undervoltage detected
VCC1_OV	1	rc	 VCC1 Overvoltage Detection 0_B NO_OV, No VCC1 overvoltage warning 1_B OV_EVENT, VCC1 overvoltage detected
VCC1_WARN	0	rc	VCC1 Undervoltage Prewarning 0 _B NO_UV, No VCC1 undervoltage prewarning 1 _B UV_PREWARN, VCC1 undervoltage prewarning detected

Table 62Reset of SUP_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	y000 0000 0000 0000 _B			
Restart	x00x xxxx xxxx xxxx _B			

Notes

- 1. The VCC1 undervoltage prewarning threshold $V_{PW,f}/V_{PW,r}$ is a fixed threshold and independent of the VCC1 undervoltage reset thresholds.
- VSINT undervoltage monitoring is not available in Stop Mode due to current consumption saving requirements. Exception: VSINT undervoltage detection is also available in Stop Mode if the VCC1 load current is above the active peak threshold (I_PEAK_TH) or if VCC1 is below the VCC1 prewarning threshold (VCC1_WARN is set).
- 3. The MSB of the POR/Soft Reset value is marked as 'y': the default value of the POR bit is set after Power-on reset (POR value = 1000 0000). However it will be cleared after a device Soft Reset command (Soft Reset value = 0000 0000).
- 4. During Sleep Mode, the bits VCC1_SC, VCC1_OV and VCC1_UV will not be set when VCC1 is off.
- 5. The VCC1_UV bit is never updated in Restart Mode, in Init Mode it is only updated after RSTN was released, it is always updated in Normal Mode and Stop Mode, and it is always updated in any device modes in a VCC1_SC condition (after VCC1_UV = 1 for > 2 ms).



Thermal Protection Status

THERM_STAT

	Thermal Protection Status						(100 0001 _B)						Reset Value: see Table 63			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	RI	ES	1	I	I	1	1	TSD2_ SAFE	TSD2	TSD1	TPW
1	r											rc	rc	rc	rc	

Field	Bits	Туре	Description						
RES	15:4	r	Reserved, always reads as 0						
TSD2_SAFE	3	rc	TSD2 Thermal Shut-Down Safe State Detection0BNO_TSD2_SF, No TSD2 safe state detected1BTSD2_SF, TSD2 safe state detected: >16consecutive TSD2 events occurred, next TSD2waiting time will be 64s						
TSD2	2	rc	TSD2 Thermal Shut-Down Detection 0 _B NO_TSD2, No TSD2 event 1 _B TSD2_EVENT, TSD2 OT detected - leading to Fail-Safe Mode						
TSD1	1	rc	TSD1 Thermal Shut-Down Detection 0_B NO_TSD1, No TSD1 fail 1_B TSD1_EVENT, TSD1 OT detected (affected module is disabled)						
ТРЖ	0	rc	Thermal Pre Warning0BNO_TPW, No Thermal Pre warning1BTPW, Thermal Pre warning detected						

Table 63 Reset of THERM_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 0000 0000 xxxx _B			

Note: Temperature warning and shutdown bits are not reset automatically, even if the temperature pre warning or the TSD condition is not present anymore.



Device Information Status

DEV_STAT

l	Device	e Infori	mation	Statu	s		(100 0010 _B)						Reset Value: see Table 64			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RES						CRC_S TAT	CRC_F AIL	DEV_	STAT	RES	SW_D EV	WD_	FAIL	SPI_F AIL	FAILU RE
r							r	rc	r	C	r	rh	r	ĥ	rc	rc

Field	Bits	Туре	Description
RES	15:10	r	Reserved, always read as 0
CRC_STAT	9	r	CRC STAT Information0BDISABLED, CRC disabled1BENABLED, CRC enabled
CRC_FAIL	8	rc	CRC Fail Information ¹⁾ 0 _B NO_FAIL, No CRC Failure 1 _B FAIL, CRC Failure detected
DEV_STAT	7:6	rc	Device Status before Restart Mode 00 _B CLEARED, Cleared (Register must be actively cleared) 01 _B RESTART , Restart due to failure (WD fail, TSD2, VCC1_UV, trial to access Sleep Mode without any wake source activated); also after a wake from Fail-Safe Mode 10 _B SLEEP , Sleep Mode 11 _B , reserved
RES	5	r	Reserved, always reads 0
SW_DEV	4	rh	Status of Operating Mode 0 _B NORMAL, Normal operation 1 _B SW_DEV, Software Development Mode is enabled
WD_FAIL	3:2	rh	Number of WD-Failure Events 00_B NO_FAIL, No WD Fail 01_B 1x, 1x WD Fail, 10_B 2x, 2x WD Fail 11_B 3x, more than 3xWD Fail
SPI_FAIL	1	rc	SPI Fail Information 0 _B NO_FAIL, No SPI fail 1 _B INVALID, Invalid SPI command detected
FAILURE	0	rc	Failure detection 0_B NO_FAIL, No Failure 1_B FAIL, Failure occuredCompabling (disabling sequence is sent (see Chapter 5.2)

1) The CRC_FAIL bit will not be set in case the static CRC enabling / disabling sequence is sent (see **Chapter 5.2**).



Table 64 Reset of DEV_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 00xx xx0x xxxx _B			

Notes

- 1. The bits **DEV_STAT** show the status of the device before exiting Restart Mode. Either the device came from regular Sleep Mode or a failure (Restart Mode or Fail-Safe Mode) occurred. Coming from Sleep Mode will also be shown if there was a trial to enter Sleep Mode without having cleared all wake flags before.
- 2. The **WD_FAIL** bits are implemented as a counter and are the only status bits, which are cleared automatically by the device.
- 3. The SPI_FAIL bit can only be cleared via SPI command.
- 4. The bit CRC_STAT and CRC_FAIL can be read regardless the CRC setting. The SPI read command on DEV_STAT ignores the CRC field.



Wake-up Source and Information Status

WK_STAT

Wake-	up Soı	irce an	d Infoi	rmatio	n Statı	IS	(100 (0100 _B)				Reset	Value:	see Ta	ble 65
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	RES		1	RES	RES	TIMER 2_WU	TIMER 1_WU	RI	ES	RES	WK4_ WU	RES	RES	RES
		r			r	r	rc	rc		r	r	rc	r	r	r

Field	Bits	Туре	Description
RES	15:11	r	Reserved, always reads as 0
RES	10	r	Reserved, always reads as 0
RES	9	r	Reserved, always reads as 0
TIMER2_WU	8	rc	Wake up via Timer20NO_WU, No Wake up1WU, Wake up detected
TIMER1_WU	7	rc	Wake up via Timer1 0 _B NO_WU, No Wake up 1 _B WU, Wake up detected
RES	6:5	r	Reserved, always reads as 0
RES	4	r	Reserved, always reads as 0
WK4_WU	3	rc	Wake up via WK4 0 _B NO_WU, No Wake up 1 _B WU, Wake up detected
RES	2	r	Reserved, always reads as 0
RES	1	r	Reserved, always reads as 0
RES	0	r	Reserved, always reads as 0

Table 65Reset of WK_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 0xxx x000 00x0 _B			

Note: At Fail-Safe Mode entry, the **WK_STAT** register is automatically cleared by the device.

WK Input Level

WK_LVL_STAT **WK Input Level** (100 0101_B) Reset Value: see Table 66 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 WK4_ RES RES RES RES RES LVL r r r r r r

Field	Bits	Туре	Description
RES	15:5	r	Reserved, always reads as 0
RES	4	r	Reserved, always reads as 0
WK4_LVL	3	r	Status of WK4 0_B LOW, Low Level (=0) 1_B HIGH, High Level (=1)
RES	2	r	Reserved, always reads as 0
RES	1	r	Reserved, always reads as 0
RES	0	r	Reserved, always reads as 0

Table 66Reset of WK_LVL_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 00x0 _B			
Restart	0000 0000 0000 00x0 _B			

Note: WK_LVL_STAT is updated in Normal Mode and Stop Mode and also in Init and Restart Mode. In cyclic wake mode, the registers contain the sampled level, i.e. the registers are updated after every sampling.

11.6.2 Status registers bridge driver

General Status register

GEN_STAT

(General Status register							(101 0000 _B)					Reset Value: see Table 67				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	RES				RES	HB3V OUT	HB2V OUT	HB1V OUT					PWM2 STAT	PWM1 STAT			
L		1		r		1	r	r	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
RES	15:10	r	Reserved, always reads as 0
RES	9	r	Reserved, always reads as 0
HB3VOUT	8	r	Voltage level at VSH3 when HB3MODE[1:0] = 11 and CPEN=1 ¹⁾ 0_B LOW, VSH3 = Low : VS - VSH3 > $V_{HS3VDSTHx}$ 1_B HIGH, VSH3 = High: VS - VSH3 $\leq V_{HS3VDSTHx}$
HB2VOUT	7	r	Voltage level at VSH2 when HB2MODE[1:0] = 11 and $CPEN=1^{1}$ 0_B LOW, VSH2 = Low : VS - VSH2 > $V_{HS2VDSTHx}$ 1_B HIGH, VSH2 = High: VS - VSH2 $\leq V_{HS2VDSTHx}$
HB1VOUT	6	r	Voltage level at VSH1 when HB1MODE[1:0] = 11 and CPEN=1 ¹⁾ 0_B LOW, VSH1 = Low : VS - VSH1 > $V_{HS1VDSTHx}$ 1_B HIGH, VSH1 = High: VS - VSH1 $\leq V_{HS1VDSTHx}$
PWM6STAT	5	r	PWM6 status 0 _B LOW, PWM6 is Low 1 _B HIGH, PWM6 is High
PWM5STAT	4	r	PWM5 status0BLOW, PWM5 is Low1BHIGH, PWM5 is High
PWM4STAT	3	r	PWM4 Status0BLOW, PWM4 is Low1BHIGH, PWM4 is High
PWM3STAT	2	r	PWM3 status0BLOW, PWM3 is Low1BHIGH, PWM3 is High
PWM2STAT	1	r	PWM2 Status0BLOW, PWM2 is Low1BHIGH, PWM2 is High
PWM1STAT	0	r	PWM1/CRC status 0 _B LOW, PWM1/CRC is Low 1 _B HIGH, PWM1/CRC is High

1) HBxVOUT = 0 if (CPEN=1 and HBxMODE \neq 11) or CPEN=0.



Table 67 Reset of GEN_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 0000 xx00 000x _B			

Turn-on/off delay regulation register

TDREG

,	Turn-on/off delay regulation register						(101 0001 _B)					Reset Value: see Table 68					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		R	ES		RES	IPDCH G3_ST	IPDCH G2_ST	IPDCH G1_ST	RES	IPCHG 3_ST			RES	TDRE G3	TDRE G2	TDRE G1	
			r		r	r	r	r	r	r	r	r	r	r	r	r	

Field	Bits	r r	Description				
RES	15:12		Reserved, always reads as 0				
RES	11	r	Reserved, always reads as 0				
IPDCHG3_ST	10	r	HB3 predischarge status 0_B CLAMP, the predischarge current is equal to 0.5 mA typ. or ICHGMAX3 if AGC[1:0] = 10_B or 11_B and HB3_PWM_EN = $1^{1)}$ 1_B NO_CLAMP, 0.5 mA < predischarge current < ICHGMAX3^1)				
IPDCHG2_ST	9	r	HB2 predischarge status 0_B CLAMP, the predischarge current is equal to 0.5 mA typ. or ICHGMAX2 if AGC[1:0] = 10_B or 11_B and HB2_PWM_EN = $1^{1)}$ 1_B NO_CLAMP, 0.5 mA < predischarge current <				
IPDCHG1_ST	8	r	HB1 predischarge status 0_B CLAMP, the predischarge current is equal to the 0.5 mA typ. or ICHGMAX1 if AGC[1:0] = 10_B or 11_B and HBx_PWM_EN = $1^{1)}$ 1_B NO_CLAMP, 0.5 mA < predischarge current < ICHGMAX1 ¹⁾				
RES	7	r	Reserved, always reads as 0				
IPCHG3_ST	6	r	HB3 precharge status 0_B CLAMP, the precharge current is equal to 0.5 mAtyp. or ICHGMAX3 if AGC[1:0] = 10_B or 11_B , andHB3_PWM_EN = $1^{1)}$ 1_B NO_CLAMP, 0.5 mA < precharge current <				
IPCHG2_ST	5	r	HB2 precharge status 0_B CLAMP, the precharge current is equal to 0.5 mAtyp. or ICHGMAX2 if AGC[1:0] = 10_B or 11_B , andHB2_PWM_EN = $1^{1)}$ 1_B NO_CLAMP, 0.5 mA < precharge current <				



TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

Field	Bits	Туре	Description				
IPCHG1_ST	4	r	HB1 precharge status 0_B CLAMP, the precharge current is equal to the 0.5 mA typ. or ICHGMAX1 if AGC[1:0] = 10_B or 11_B , and HB1_PWM_EN = $1^{1)}$ 1_B NO_CLAMP, 0.5 mA < precharge current < ICHGMAX1^1)				
RES	3	r	Reserved, always reads as 0				
TDREG3	2	r	 HB3 Regulation of turn-on/off delay 0_B NO_REG, tDON3 and tDOFF3 are not in regulation 1_B REG, tDON3 and/or tDOFF3 are in regulation 				
TDREG2	1	r	HB2 Regulation of turn-on/off delay0BNO_REG, tDON2 and tDOFF2 are not in regulation1BREG, tDON2 and/or tDOFF2 are in regulation				
TDREG1	0	r	HB1 Regulation of turn-on/off delay0BNO_REG, tDON and tDOFF are not in regulation1BREG, tDON and/or tDOFF are in regulation				

1) IPCHGx_ST = 1 otherwise (PWM disabled, HB in high impedance or AGC[1:0] = 00_B or 01_B).

Table 68 Reset of TDREG

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0000 0000 xx00 000x _B			

Drain-source overvoltage status

DSOV

Drain-	source	eoverv	oltage		(101 0010 _B)						Reset Value: see Table 69				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	OC_C SA	VSINT OVBR AKE_S T	BRAK	RES	LS3DS OV_B RK	LS2DS OV_B RK	LS1DS OV_B RK	RES	RES	LS3DS OV	HS3D SOV	LS2DS OV	HS2D SOV	LS1DS OV	HS1D SOV
r	rc	rc	rc	r	rc	rc	rc	r	r	rc	rc	rc	rc	rc	rc

Field	Bits	Туре	Description
RES	15	r	Reserved, always reads as 0
OC_CSA VSINTOVBRAKE_ST	14	rc rc	CSA Overcurrent detection 0B NO_OC, No overcurrent detected 1B OC, Overcurrent detected VSINT Brake status NOT_DETECT, VSINT overvoltage brake condition is not detected
			 1_B DETECT, VSINT overvoltage brake conditions is detected
VSOVBRAKE_ST	12	rc	VS Brake status 0B NOT_DETECT, VS overvoltage brake conditions is not detected 1B DETECT, VS overvoltage brake conditions is detected
RES	11	r	Reserved, always reads as 0
LS3DSOV_BRK	10	rc	Drain-source overvoltage on low-side 3 duringbraking00NO_OV, No drain-source overvoltage on LS31OV, Drain-source overvoltage on LS3
LS2DSOV_BRK	9	rc	Drain-source overvoltage on low-side 2 duringbraking0BNO_OV, No drain-source overvoltage on LS21BOV, Drain-source overvoltage on LS2
LS1DSOV_BRK	8	rc	Drain-source overvoltage on low-side 1 duringbraking00NO_OV, No drain-source overvoltage on LS1100
RES	7	r	Reserved, always reads as 0
RES	6	r	Reserved, always reads as 0
LS3DSOV	5	rc	Drain-source overvoltage on low-side 30BNO_OV, No drain-source overvoltage on LS31BOV, Drain-source overvoltage on LS3



TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

Field	Bits	Туре	Description
HS3DSOV	4	rc	Drain-source overvoltage on high-side 30BNO_OV, No drain-source overvoltage on HS31BOV, Drain-source overvoltage on HS3
LS2DSOV	3	rc	Drain-source overvoltage on low-side 20BNO_OV, No drain-source overvoltage on LS21BOV, Drain-source overvoltage on LS2
HS2DSOV	2	rc	Drain-source overvoltage on high-side 20BNO_OV, No drain-source overvoltage on HS21BOV, Drain-source overvoltage on HS2
LS1DSOV	1	rc	Drain-source overvoltage on low-side 10BNO_OV, No drain-source overvoltage on LS11BOV, Drain-source overvoltage on LS1
HS1DSOV	0	rc	Drain-source overvoltage on high-side 10BNO_OV, No drain-source overvoltage on HS11BOV, Drain-source overvoltage on HS1

Table 69Reset of DSOV

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	0xxx 0xxx 00xx xxxx _B			



Effective MOSFET turn.on/off delay - PWM half-bridge 1

EFF_TDON_OFF1

Effective MOSFET turn.on/off delay - HB1				(101 0011 _B)				Reset Value: see Table 70							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI	ES	TDOFF1EFF			RES					TDO	11EFF				
	r				r			r	•				r		

Field	Bits	Туре	Description				
RES	15:14	r	Reserved, always reads as 0				
TDOFF1EFF	13:8	r	Effective active MOSFET turn-off delay HB1 Nominal effective tDOFF1 = 53.3 ns x TDOFF1EFF[13				
RES	7:6	r	Reserved, always reads as 0				
TDON1EFF	5:0 r		Effective active MOSFET turn-on delay HB1 Nominal effective tDON1 = 53.3 ns x TDON1EFF[5:0] _D				

Table 70Reset of EFF_TDON_OFF1

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	00xx xxxx 00xx xxxx _B			



Effective MOSFET turn.on/off delay - PWM half-bridge 2

EFF_TDON_OFF2

Effecti	Effective MOSFET turn.on/off delay - HB 2				(101 0100 _B)				Reset Value: see Table 71						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI	ES	TDOFF2EFF			RES					TDO	N2EFF				
۱ I	r				r			r	•				r		

Field Bits		Туре	Description			
RES	15:14	r	Reserved, always reads as 0			
TDOFF2EFF	13:8	r	Effective active MOSFET turn-off delay HB2 Nominal effective tDOFF2 = 53.3 ns x TDOFF2EFF[13			
RES	7:6	r	Reserved, always reads as 0			
TDON2EFF	5:0 r		Effective active MOSFET turn-on delay HB2 Nominal effective tDON2 = 53.3 ns x TDON2EFF[5:0] _D			

Table 71Reset of EFF_TDON_OFF2

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	00xx xxxx 00xx xxxx _B			



Effective MOSFET turn.on/off delay - PWM half-bridge 3

EFF_TDON_OFF3

Effective MOSFET turn.on/off delay - HB3						(101 (0101 _B)				Reset	Value	: see Ta	able 72	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI	ES		1	TDOF	F3EFF		1	RI	S		1	TDO	N3EFF		
·I	r				r		1					1	r		

Field	Bits	Туре	Description					
RES	15:14	r	Reserved, always reads as 0					
TDOFF3EFF	13:8	r	Effective active MOSFET turn-off delay HB3 Nominal effective tDOFF3 = 53.3 ns x TDO3EFF[13:8] _D					
RES	7:6	r	Reserved, always reads as 0					
TDON3EFF	5:0	r	Effective active MOSFET turn-on delay HB3 Nominal effective tDON3 = 53.3 ns x TDON3EFF[5:0] _D					

Table 72Reset of EFF_TDON_OFF3

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	00xx xxxx 00xx xxxx _B			

MOSFET rise/fall time - PWM half-bridge 1



	_FALL1 ET rise		me - HI	31			(101 ()111 _B)				Reset	Value	see Ta	able 73
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ES		1	TFA	LL1	1	1	R	ES		1	TRI	SE1	1	
1	r				r		1		r				r		

Field	Bits	Туре	Description
RES	15:14	r	Reserved, always reads as 0
TFALL1	13:8	r	Active MOSFET fall time HB1 Nominal tFALL1 = 53.3 ns x TFALL1[5:0] _D
RES	7:6	r	Reserved, always reads as 0
TRISE1	5:0	r	Active MOSFET rise time HB1 Nominal tRISE1 = 53.3 ns x TRISE1[5:0] _D

Table 73Reset of TRISE_FALL1

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	00xx xxxx 00xx xxxx _B			

MOSFET rise/fall time - PWM half-bridge 2



TRISE_ MOSFI			ne - HI	32			(101 1	L000 _b)				Reset	Value	see Ta	able 74
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RI	ES		1	TFA	LL2	1	1	RI	ES		1	TRI	SE2	1	
I	r	1	1	1	r	1	1	I	ſ	1	1	1	r	1	11

Field	Bits	Туре	Description
RES	15:14	r	Reserved, always reads as 0
TFALL2	13:8	r	Active MOSFET fall time HB2 Nominal tFALL2 = 53.3 ns x TFALL2[5:0] _D
RES	7:6	r	Reserved, always reads as 0
TRISE2	5:0	r	Active MOSFET rise time HB2 Nominal tRISE2 = 53.3 ns x TRISE2[5:0] _D

Table 74Reset of TRISE_FALL2

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	00xx xxxx 00xx xxxx _B			

Serial Peripheral Interface

MOSFET rise/fall time - PWM half-bridge 3



	E_FALL: FET rise		me - Hl	B3			(101	L001 _b)				Reset	: Value	: see Ta	able 75
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	RES	TFALL3		1	RES			1	TR	ISE3	1				
	r			1	r				r			1	r	1	J

Field	Bits	Туре	Description
RES	15:14	r	Reserved, always reads as 0
TFALL3	13:8	r	Active MOSFET fall time HB3 Nominal tFALL3 = 53.3 ns x TFALL3[5:0] _D
RES	7:6	r	Reserved, always reads as 0
TRISE3	5:0	r	Active MOSFET rise time HB3 Nominal tRISE3 = 53.3 ns x TRISE3[5:0] _D

Table 75Reset of TRISE_FALL3

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0000 0000 0000 _B			
Restart	00xx xxxx 00xx xxxx _B			



Serial Peripheral Interface

11.6.3 Family and product information register

Family and Product Identification Register

FAM_PROD_STAT

Family	y and F	Product	t Ident	ificatio	on Regi	ister	(111 (0000 _B)				Reset	Value	see Ta	able 76
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RES				F	АМ					PROD			
	1	r	I	I		1	r	I		I	1	r	I	I	

Field	Bits	Туре	Description
RES	15:11	r	Reserved, always reads as 0
FAM	10:7	r	Device Family Identifier 1000 _B , BLDC Driver
PROD	6:0	r	$\begin{array}{c} \textbf{Device Product Identifier} \\ 000\ 0000_{B}\textbf{TLE9562-3QX/QX}, \mbox{TLE9562-3QX/-3QXJ/QX} \\ 000\ 0001_{B}\textbf{TLE9561-3QX/QX}, \mbox{TLE9561-3QX/-3QXJ/QX} \\ 000\ 00010_{B}\textbf{TLE9563-3QX}, \mbox{TLE9563-3QX} \\ 000\ 00011_{B}\textbf{TLE9564QX}, \mbox{TLE9564QX}, \mbox{TLE9185QX} \\ 001\ 0000_{B}\textbf{TLE9562-3QX V33}, \mbox{TLE9562-3QX V33} \\ 001\ 0010_{B}\textbf{TLE9563-3QX V33}, \mbox{TLE9563-3QX V33} \\ 001\ 0011_{B}\textbf{TLE9564QX V33}, \mbox{TLE9563-3QX V33} \\ 001\ 0001_{B}\textbf{TLE9564QX V33}, \mbox{TLE9564QX V33} \\ 001\ 0001_{B}\textbf{TLE9564QX V33}, \mbox{TLE9564QX V33} \\ 001\ 0001_{B}\textbf{TLE9564QX V33}, \mbox{TLE9564QX V33} \\ 001\ 0000_{B}\textbf{TLE9564QX V33}, \mbox{TLE9564QX V33} \\ 001\ 1000_{B}\textbf{TLE9560QX}, \mbox{TLE9560-3QX/-3QXJ} \\ \end{array}$

Table 76Reset of FAM_PROD_STAT

Register Reset Type	Reset Values	Reset Short Name	Reset Mode	Note
POR/Soft reset	0000 0100 0001 0011 _B			
Restart	0000 0100 0001 0011 _B			

TLE9185QXV33 BLDC Driver



Serial Peripheral Interface

11.7 Electrical Characteristics

Table 77 Electrical Characteristics: Power Stage

 V_{SINT} = 5.5 V to 28 V, T_{j} = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number	
		Min.	Min. Typ.			Test Condition		
SPI frequency								
Maximum SPI frequency	f _{SPI,max}	-	-	4.0	MHz	¹⁾ $V_{\rm CC1}$ > 3 V	P_14.7.1	
SPI Interface; Logic Inputs		d CSN						
H-input Voltage Threshold	V _{IH}	-	-	0.7 × V _{CC1}	V	-	P_14.7.1	
L-input Voltage Threshold	V _{IL}	0.3× V _{CC1}	-	-	V	-	P_14.7.3	
Hysteresis of input Voltage	V _{IHY}	-	0.12 × V _{CC1}	-	V	1)	P_14.7.3	
Pull-up Resistance at pin CSN	R _{ICSN}	20	40	80	kΩ	-	P_14.7.3	
Pull-down Resistance at pin SDI and CLK	R _{ICLK/SDI}	20	40	80	kΩ	$V_{\rm SDI/CLK} = 0.2 \times V_{\rm CC1}$	P_14.7.3	
Input Capacitance at pin CSN, SDI or CLK	<i>C</i> ₁	-	10	-	pF	¹⁾ V_{CSN} , V_{SDI} , V_{CLK} = V_{CC1}	P_14.7.3	
Logic Output SDO	1		U		L.		- W	
H-output Voltage Level	V _{SDOH}	0.8× V _{CC1}	-	-	V	I _{DOH} = -2 mA	P_14.7.3	
L-output Voltage Level	V _{SDOL}	-	-	0.2 × V _{CC1}	V	$I_{\rm DOL} = 2 \rm mA$	P_14.7.3	
Tri-state Input Capacitance	C _{SDO}	-	10	15	pF	$^{1)}V_{\text{CSN}}, V_{\text{SDI}}, V_{\text{CLK}} = V_{\text{CC1}}$	P_14.7.3	
Tri-state Leakage Current	I _{sdolk}	-10	-	10	μA	$^{1)}V_{CSN} = V_{CC1},$ 0V < $V_{SDO} < V_{CC1}$	P_14.7.3	
Data Input Timing ¹⁾	1	I	I				U	
Clock Period	t _{pCLK}	250	-	-	ns	-	P_14.7.1	
Clock HIGH Time	t _{CLKH}	125	-	-	ns	-	P_14.7.1	
Clock LOW Time	t _{clkl}	125	-	-	ns	-	P_14.7.1	
Clock LOW before CSN LOW	$t_{ m bef}$	125	-	-	ns	-	P_14.7.1	
CSN Setup Time	t _{lead}	250	-	-	ns	-	P_14.7.1	
CLK Setup Time	t _{lag}	250	-	-	ns	-	P_14.7.1	
Clock LOW after CSN HIGH	t _{beh}	125	-	-	ns	-	P_14.7.1	
SDI Setup Time	t _{DISU}	100	-	-	ns	-	P_14.7.1	
SDI Hold Time	t _{DIHO}	50	_	_	ns	_	P_14.7.2	



Serial Peripheral Interface

Table 77 Electrical Characteristics: Power Stage (cont'd)

 V_{SINT} = 5.5 V to 28 V, T_j = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Input Signal Rise Time at pin SDI, CLK and CSN	t _{rIN}	-	-	50	ns	-	P_14.7.21	
Input Signal Fall Time at pin SDI, CLK and CSN	t _{fIN}	-	-	50	ns	-	P_14.7.22	
Delay Time for Mode Changes ²⁾	t _{Del,Mode}	-	-	5	μs	3)	P_14.7.23	
CSN HIGH Time	$t_{\rm CSN(high)}$	3	-	_	μs	-	P_14.7.24	
Data Output Timing ¹⁾			-					
SDO Rise Time	t _{rSDO}	-	30	50	ns	$C_{\rm L} = 100 \text{ pF}, 0.2 \times V_{\rm CC1}$ to $0.8 \times V_{\rm CC1}$	P_14.7.25	
SDO Fall Time	t _{fSDO}	-	30	50	ns	$C_{\rm L} = 100 \text{ pF}, 0.8 \times V_{\rm CC1}$ to $0.2 \times V_{\rm CC1}$	P_14.7.26	
SDO Enable Time	t _{ensdo}	_	-	50	ns	LOW impedance	P_14.7.27	
SDO Disable Time	t _{DISSDO}	-	-	50	ns	HIGH impedance	P_14.7.28	
SDO Valid Time	t _{VASDO}	-	-	50	ns	<i>C</i> _L = 100 pF	P_14.7.29	

1) Not subject to production test; specified by design.

2) Applies to all mode changes triggered via SPI commands.

3) Guaranteed by design.




Figure 61 SPI Timing Diagram

Note: Numbers in drawing correlate with the last 2 digits of the Number field in the Electrical Characteristics table.



12 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

12.1 Application Diagrams




Figure 62 Application Diagram

- *Note:* This is a very simplified example of an application circuit. The function must be always verified in the real application.
- Note:Before going to sleep mode, it is highly recommended keep the WK4 internal pull-up and pull-down
deactivated, keep WK4 to High (via the external pull-up) and enable the static wake for WK4. The
3.3V microcontroller wakes up the device by pulling WK4 below V
WK4 th,f



Ref.	Typical Value	Purpose / Comment
Capacitances	5	
C _{in1}	100 nF ±20% ceramic	Input filter battery capacitor for optimum EMC behavior
C _{in2}	100 μF ±20%, 50 V Electrolytic	Buffering capacitor to cut off battery spikes, depending on the application
C _{in2b}	470 μF ±20%, 50 V Electrolytic	Buffering capacitor for bridges. Cut off battery spikes, depending on the application
C _{in3}	100 nF ±20%, 50 V Ceramic	Input capacitor
C _{in4}	100 nF ±20%, 50 V Ceramic	Input capacitor
C _{in5}	470 μF ±20%, 50 V Electrolytic	Buffering capacitor for bridges. Cut off battery spikes, depending on the application
C _{CP}	470 nF ±20%, 50 V Ceramic	Charge-Pump buffering capacitor
C_{CP1}/C_{CP2}	220 nF ±20%, 50 V Ceramic	Charge-Pump flying capacitor to be placed as closed as possible to the device pins, in order to minimize the length of the PCB tracks
C _{FILT1}	1.5 nF ±20%, 16 V Ceramic	Current-sense filtering
C _{FILT2} / C _{FILT3}	22 nF ±20%, 16 V Ceramic	Current-sense filtering
C _{CSO}	16 V Ceramic	CSO buffering cap for a stable ADC voltage. Max 400 pF in case no resistor is used. With 50 Ω resistor up to 2.2 nF. (See CSA configuration register)
C _{VCC1}	2.2 uF ±20%, 16 V	Blocking capacitor. Low ESR. Minimum 1 uF effective capacitance
C _{HB1x}	10 nF ±20%, 50 V Ceramic	Half-Bridge EME (electromagnetic emission) and ESD suppression filter to be placed close to the connector. Other capacitance values might be needed depending on application
C _{HB2x}	560 pF ±20%, 50 V Ceramic	Optional filter for EMI immunity to be placed close to the SHx pin (PCB footprints highly recommended). Other capacitance values might be needed depending on application
С _{WK1} / С _{WK2}	47 nF / OEM dependent	Spike filtering, as required by application, mandatory protection for off-board connections
Inductances		
L ₁	4 uH 6 uH	Input filter for power stage - consider high current rating (application dependent)

Table 78 Bill of Material



Table 78Bill of Material (cont'd)

Ref.	Typical Value	Purpose / Comment
Resistances		
R _{REV1}	100 kΩ ±5%	Other values needed depending on application
R _{REV2}	10 kΩ ±5%	Device protection against reverse battery
R _{REV3}	10 kΩ ±5%	
R _{SENSE}	5 mΩ ±1%	Current-sense resistor
R _{FILT1} / R _{FILT2}	4.7 Ω ±5%	Current-sense filtering
R _{cso}	50 Ω ±5%	Compensation for internal opamp.Depending on SPI configuration
R _{LED}	1 k	Limit LED-current
R _{WK1} / R _{WK2} / R _{WK3 / RWK4}	10 kΩ ±5%	
R _{SERIES}		The value of the resistor depends on the voltage difference between VCC1 and the microcontroller GPIO voltage
Active Comp	onents	
D _{REV1}	RR268MM600	Reverse polarity protection
D _{REV2}	BZX84C16	Gate protection. Limit V _{GS}
	DAC01	

D _{REV2}	BZX84C16	Gate protection. Limit V _{GS}
D _{REV3}	BAS21	
T _{REV1}	IPZ40N04S5L-2R8	Reverse battery protection, N-MOS
T _{REV2}	BC846	
Q_1/Q_2	IPZ40N04S5-3R1	Main power switches



12.2 ESD Tests

12.2.1 ESD according to IEC61000-4-2

Tests for ESD robustness according to IEC61000-4-2 "GUN test" (150 pF, 330 Ω) have been performed. The results and test condition are available in a test report. The values for the test are listed below.

Table 79 ESD "GUN test"¹⁾²⁾

Performed Test	Result	Unit	Remarks	
ESD at pin VS,VSINT,VS, WKx versus GND	> 6	kV	positive pulse	
ESD at pin VS,VSINT,VS, WKx versus GND	< -6	kV	negative pulse	

1) ESD susceptibility "ESD GUN" according to EMC 1.3 Test specification, Section 4.3 (IEC 61000-4-2). Tested by external test house (IBEE Zwickau, EMC Test report Nr. 20.12.20).

2) ESD Test "Gun Test" is specified with external components for pins VS, VSINT, VS, WKx. See the application diagram in **Chapter 12.1** for more information.



12.3 Thermal Behavior of Package




Figure 63 Board Setup

Board setup is defined according JESD 51-2, -5, -7.

Board: $76.2 \times 114.3 \times 1.5 \text{ mm}^3$ with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad contacting the first inner copper layer and 300 mm² cooling area on the bottom layer (70 µm).

12.4 Further Application Information

- The VS pin supplies the bridge driver and the charge pump, and is the sense pin for the high-side MOSFETs drain voltage. It is therefore highly recommended to connect a 100 nF / 50V ceramic by-pass capacitor as close as possible to the VS pin with a short PCB trace to GND.
- Please contact us for information regarding the FMEA pin
- For further information you may contact http://www.infineon.com/



Package Outlines

13 Package Outlines




Figure 64 PG-VQFN-48¹⁾

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

https://www.infineon.com/packages

¹⁾ Dimensions in mm

Revision History



14 Revision History

Revision	Date	Changes
1.0	2021-01-21	First release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-01-21 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.