

Is Now Part of



# **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an ad experson



#### Features

- High Speed: t<sub>PD</sub> = 5.0ns (typ) @ V<sub>CC</sub> = 5V
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min.)
- Power Down Protection is provided on all inputs
- Low Noise: V<sub>OLP</sub> = 0.6V (Typ.)
- Low Power Dissipation: I<sub>CC</sub> = 4µA (Max) @ T<sub>A</sub> = 25°C
- Pin and Function Compatible with 74HC373



#### **General Description**

The VHC373 is an advanced high speed CMOS octal D-type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( $\overline{OE}$ ). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is LATCHED. When the  $\overline{OE}$  input is HIGH, the eight outputs are in a high impedance state.


An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Ordering Information**

Order Number	Package Number	Package Description
74VHC373M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

#### **Connection Diagram**




#### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O <sub>0</sub> –O <sub>7</sub>	3-STATE Outputs

# **Functional Description**

The VHC373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D<sub>n</sub> inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Logic Symbol



### **Truth Table**

	Inputs					
LE	OE	D <sub>n</sub>	O <sub>n</sub>			
Х	Н	Х	Z			
Н	L	L	L			
Н	L	Н	Н			
L	L	Х	O <sub>0</sub>			

H = HIGH Voltage Level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial

O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW transition of Latch Enable

### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>IN</sub>	DC Input Voltage	-0.5V to +7.0V
V <sub>OUT</sub>	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	Input Diode Current	–20mA
I <sub>OK</sub>	Output Diode Current	±20mA
I <sub>OUT</sub>	DC Output Current	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> /GND Current	±75mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
TL	Lead Temperature (Soldering, 10 seconds)	260°C

## Recommended Operating Conditions<sup>(1)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	2.0V to +5.5V
V <sub>IN</sub>	Input Voltage	0V to +5.5V
V <sub>OUT</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>OPR</sub>	Operating Temperature	–40°C to +85°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

					T <sub>A</sub> =						
					25°C		–40°C t	o +85°C			
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions		Min.	Тур.	Max.	Min.	Max.	Units	
$V_{\text{IH}}$	HIGH Level	2.0			1.50			1.50		V	
	Input Voltage	3.0–5.5			0.7 x V <sub>CC</sub>			$0.7 \times V_{CC}$			
V <sub>IL</sub>	LOW Level Input	2.0					0.50		0.50	V	
	Voltage	3.0–5.5					0.3 x V <sub>CC</sub>		$0.3 \times V_{CC}$		
V <sub>OH</sub>	HIGH Level	2.0	$V_{IN} = V_{IH}$	I <sub>OH</sub> =50μA	1.9	2.0		1.9		V	
	Output Voltage	3.0	or V <sub>IL</sub>		2.9	3.0		2.9			
		4.5			4.4	4.5		4.4			
		3.0		I <sub>OH</sub> = -4mA	2.58			2.48			
		4.5		I <sub>OH</sub> =8mA	3.94			3.80			
V <sub>OL</sub>	LOW Level Output Voltage	2.0	$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$		0.0	0.1		0.1	V	
		3.0	or V <sub>IL</sub>			0.0	0.1		0.1		
		4.5				0.0	0.1		0.1		
		3.0		$I_{OL} = 4mA$			0.36		0.44		
		4.5		$I_{OL} = 8mA$			0.36		0.44		
I <sub>OZ</sub>	3-STATE Output Off-State Current	5.5	$V_{IN} = V_{IH}$ $V_{OUT} = V_{OUT}$	or V <sub>IL</sub> ; <sub>CC</sub> or GND			±0.25		±2.5	μA	
I <sub>IN</sub>	Input Leakage Current	0–5.5	V <sub>IN</sub> = 5.5\	/ or GND			±0.1		±1.0	μA	
I <sub>CC</sub>	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			4.0		40.0	μA	

#### **Noise Characteristics**

				$T_A = 25^{\circ}C$		
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	Limits	Units
V <sub>OLP</sub> <sup>(2)</sup>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	$C_L = 50 pF$	0.6	0.9	V
V <sub>OLV</sub> <sup>(2)</sup>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	$C_L = 50 pF$	-0.6	-0.9	V
V <sub>IHD</sub> <sup>(2)</sup>	Minimum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		3.5	V
V <sub>ILD</sub> <sup>(2)</sup>	Maximum LOW Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		1.5	V

Note:

2. Parameter guaranteed by design.

74VHC373 Octal D-Type Latch with 3-STATE Outputs

#### AC Electrical Characteristics

					Т	<b>م = +25</b> ٬	°C		40°C to 5°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Cond	Conditions		Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	3.3 ± 0.3		$C_L = 15 pF$		7.0	11.0	1.0	13.0	ns
	Time (LE to O <sub>n</sub> )			$C_L = 50 pF$		9.5	14.5	1.0	16.5	
		5.0 ± 0.5		$C_L = 15 pF$		4.9	7.2	1.0	8.5	ns
				$C_L = 50 pF$		6.4	9.2	1.0	10.5	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	3.3 ± 0.3		$C_L = 15 pF$		7.3	11.4	1.0	13.5	ns
	Time (D to O <sub>n</sub> )			$C_L = 50 pF$		9.8	14.9	1.0	17.0	
		5.0 ± 0.5		$C_L = 15 pF$		5.0	7.2	1.0	8.5	]
				$C_L = 50 pF$		6.5	9.2	1.0	10.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	3-STATE Output Enable Time	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 15 pF$		7.3	11.4	1.0	13.5	ns
				$C_L = 50 pF$		9.8	14.9	1.0	17.0	]
		5.0 ± 0.5		$C_L = 15 pF$		5.5	8.1	1.0	9.5	ns
				$C_L = 50 pF$		7.0	10.1	1.0	11.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 50 pF$		9.5	13.2	1.0	15.0	ns
	Disable Time	5.0 ± 0.5		$C_L = 50 pF$		6.5	9.2	1.0	10.5	
t <sub>OSLH</sub> ,	Output to Output	3.3 ± 0.3	(3)	$C_L = 50 pF$			1.5		1.5	ns
t <sub>OSHL</sub>	Skew	5.0 ± 0.5		$C_L = 50 pF$			1.0		1.0	
C <sub>IN</sub>	Input Capacitance		V <sub>CC</sub> = Ope	n		4	10		10	pF
C <sub>OUT</sub>	Output Capacitance		$V_{CC} = 5.0V$			6				pF
C <sub>PD</sub>	Power Dissipation Capacitance		(4)			27				pF

#### Notes:

3. Parameter guaranteed by design.  $t_{OSLH} = |t_{PLH max} - t_{PLH min}|$ ;  $t_{OSHL} = |t_{PHL max} - t_{PHL} min|$ 


4.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$  (per Latch). The total  $C_{PD}$  when n pcs. of the Latch operates can be calculated by the equation:  $C_{PD}$ (total) = 14 + 13n.


#### **AC Operating Requirements**

			Τ <sub>4</sub>	T <sub>A</sub> = +25°C		T <sub>A</sub> = +25°		$T_A = -40^{\circ}C$	C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Min.	Тур.	Max.	Min.	Max.	Units		
t <sub>W</sub> (H)	Minimum Pulse Width	3.3 ± 0.3	5.0			5.0		ns		
	(LE)	5.0 ± 0.5	5.0			5.0				
t <sub>S</sub>	Minimum Set-Up Time	3.3 ± 0.3	4.0			4.0		ns		
		5.0 ± 0.5	4.0			4.0				
t <sub>H</sub>	Minimum Hold Time	3.3 ± 0.3	1.0			1.0		ns		
		5.0 ± 0.5	1.0			1.0				




Dimensions are in inches (millimeters) unless otherwise noted.





**Physical Dimensions** (Continued) Dimensions are in millimeters unless otherwise noted.

Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC