FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

74VHC373
Octal D-Type Latch with 3-STATE Outputs

Features

- High Speed: t_{PD} = 5.0ns (typ) @ V_{CC} = 5V
- High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.6V (Typ.)
- Low Power Dissipation: I_{CC} = 4µA (Max) @ T_A = 25°C
- Pin and Function Compatible with 74HC373

General Description

The VHC373 is an advanced high speed CMOS octal D-type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ($\overline{OE}$). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is LATCHED. When the $\overline{OE}$ input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

Order Number	Package Number	Package Description
74VHC373M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram

Pin Descriptions

Pin Names	Description
D_0–D_7	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	Output Enable Input
O_0–O_7	3-STATE Outputs

Logic Symbol

IEEE/IEC

$\overline{OE}$ — EN
LE — C1

D_0 — 1D ▷ ▽ — O_0
D_1 — — O_1
D_2 — — O_2
D_3 — — O_3
D_4 — — O_4
D_5 — — O_5
D_6 — — O_6
D_7 — — O_7

## Functional Description

The VHC373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ($\overline{OE}$) input. When $\overline{OE}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{OE}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

| Inputs			Outputs
LE	**$\overline{OE}$**	**D_n**	**O_n**
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance

X = Immaterial

O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	–0.5V to +7.0V
V_{IN}	DC Input Voltage	–0.5V to +7.0V
V_{OUT}	DC Output Voltage	–0.5V to V_{CC} + 0.5V
I_{IK}	Input Diode Current	–20mA
I_{OK}	Output Diode Current	±20mA
I_{OUT}	DC Output Current	±25mA
I_{CC}	DC V_{CC}/GND Current	±75mA
T_{STG}	Storage Temperature	–65°C to +150°C
T_L	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions[1]

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	2.0V to +5.5V
V_{IN}	Input Voltage	0V to +5.5V
V_{OUT}	Output Voltage	0V to V_{CC}
T_{OPR}	Operating Temperature	–40°C to +85°C
t_r, t_f	Input Rise and Fall Time,	
	V_{CC} = 3.3V ± 0.3V	0ns/V ~ 100ns/V
	V_{CC} = 5.0V ± 0.5V	0ns/V ~ 20ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	Conditions		$T_A =$ 25°C Min.	Typ.	Max.	−40°C to +85°C Min.	Max.	Units
V_{IH}	HIGH Level Input Voltage	2.0			1.50			1.50		V
		3.0–5.5			0.7 x V_{CC}			0.7 x V_{CC}		
V_{IL}	LOW Level Input Voltage	2.0					0.50		0.50	V
		3.0–5.5					0.3 x V_{CC}		0.3 x V_{CC}	
V_{OH}	HIGH Level Output Voltage	2.0	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50\mu A$	1.9	2.0		1.9		V
		3.0			2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0		$I_{OH} = -4mA$	2.58			2.48		
		4.5		$I_{OH} = -8mA$	3.94			3.80		
V_{OL}	LOW Level Output Voltage	2.0	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50\mu A$		0.0	0.1		0.1	V
		3.0				0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		$I_{OL} = 4mA$			0.36		0.44	
		4.5		$I_{OL} = 8mA$			0.36		0.44	
I_{OZ}	3-STATE Output Off-State Current	5.5	$V_{IN} = V_{IH}$ or V_{IL}; $V_{OUT} = V_{CC}$ or GND				±0.25		±2.5	μA
I_{IN}	Input Leakage Current	0–5.5	$V_{IN} = 5.5V$ or GND				±0.1		±1.0	μA
I_{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND				4.0		40.0	μA

Noise Characteristics

Symbol	Parameter	V_{CC} (V)	Conditions	$T_A = 25°C$ Typ.	Limits	Units
V_{OLP}[2]	Quiet Output Maximum Dynamic V_{OL}	5.0	$C_L = 50pF$	0.6	0.9	V
V_{OLV}[2]	Quiet Output Minimum Dynamic V_{OL}	5.0	$C_L = 50pF$	−0.6	−0.9	V
V_{IHD}[2]	Minimum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50pF$		3.5	V
V_{ILD}[2]	Maximum LOW Level Dynamic Input Voltage	5.0	$C_L = 50pF$		1.5	V

Note:

2. Parameter guaranteed by design.

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	Conditions		T_A = +25°C			T_A = −40°C to +85°C		Units
					Min.	Typ.	Max.	Min.	Max.	
t_{PLH}, t_{PHL}	Propagation Delay Time (LE to O_n)	3.3 ± 0.3		C_L = 15pF		7.0	11.0	1.0	13.0	ns
				C_L = 50pF		9.5	14.5	1.0	16.5	
		5.0 ± 0.5		C_L = 15pF		4.9	7.2	1.0	8.5	ns
				C_L = 50pF		6.4	9.2	1.0	10.5	
t_{PLH}, t_{PHL}	Propagation Delay Time (D to O_n)	3.3 ± 0.3		C_L = 15pF		7.3	11.4	1.0	13.5	ns
				C_L = 50pF		9.8	14.9	1.0	17.0	
		5.0 ± 0.5		C_L = 15pF		5.0	7.2	1.0	8.5	
				C_L = 50pF		6.5	9.2	1.0	10.5	
t_{PZL}, t_{PZH}	3-STATE Output Enable Time	3.3 ± 0.3	R_L = 1kΩ	C_L = 15pF		7.3	11.4	1.0	13.5	ns
				C_L = 50pF		9.8	14.9	1.0	17.0	
		5.0 ± 0.5		C_L = 15pF		5.5	8.1	1.0	9.5	ns
				C_L = 50pF		7.0	10.1	1.0	11.5	
t_{PLZ}, t_{PHZ}	3-STATE Output Disable Time	3.3 ± 0.3	R_L = 1kΩ	C_L = 50pF		9.5	13.2	1.0	15.0	ns
		5.0 ± 0.5		C_L = 50pF		6.5	9.2	1.0	10.5	
t_{OSLH}, t_{OSHL}	Output to Output Skew	3.3 ± 0.3	(3)	C_L = 50pF			1.5		1.5	ns
		5.0 ± 0.5		C_L = 50pF			1.0		1.0	
C_{IN}	Input Capacitance		V_{CC} = Open			4	10		10	pF
C_{OUT}	Output Capacitance		V_{CC} = 5.0V			6				pF
C_{PD}	Power Dissipation Capacitance		(4)			27				pF

Notes:

3. Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} − t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} − t_{PHL}\ min|$

4. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:
I_{CC} (opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per Latch). The total C_{PD} when n pcs. of the Latch operates can be calculated by the equation: C_{PD}(total) = 14 + 13n.

AC Operating Requirements

| Symbol	Parameter	V_{CC} (V)	T_A = +25°C			T_A = −40°C to +85°C		Units
			Min.	Typ.	Max.	Min.	Max.	
t_W(H)	Minimum Pulse Width (LE)	3.3 ± 0.3	5.0			5.0		ns
		5.0 ± 0.5	5.0			5.0		
t_S	Minimum Set-Up Time	3.3 ± 0.3	4.0			4.0		ns
		5.0 ± 0.5	4.0			4.0		
t_H	Minimum Hold Time	3.3 ± 0.3	1.0			1.0		ns
		5.0 ± 0.5	1.0			1.0		

Physical Dimensions
Dimensions are in inches (millimeters) unless otherwise noted.

Figure 2. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
**Package Number M20B**

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.

Figure 3. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D

74VHC373 Rev. 1.3

7

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.

**Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20**

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC