

Features

- **ï Compliant with IntelÆ CK 408 Mobile Clock Synthesizer specifications**
- **ï 3.3V power supply**
- **ï 3 differential CPU clocks**
- **ï 10 copies of PCI clocks**

Table 1. Frequency Table[1]

- **ï 5/6 copies of 3V66 clocks**
- **ï SMBus support with Read Back capabilities**

reduction ï Dial-a-Frequency features

ï Spread Spectrum electromagnetic interference (EMI)

- **Dial-a-dB[™] features**
- **ï Extended operating temperature range, 0**°**C to 85**°**C**
- **ï 56-pin TSSOP packages**

Note:

1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, a 0 state will be latched into the devices internal state register.

Pin Description

Pin Description (continued)

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initializes to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts block write and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred.

The block write and block read protocol is outlined in *Table 2*. The slave receiver address is 11010010 (D2h).

Byte 0: CPU Clock Register

Byte 1: CPU Clock Register

Byte 2: PCI Clock Control Register (all bits are read and write functional)

PRELIMINARY

Byte 3: PCIF Clock and 48M Control Register (all bits are read and write functional)

Byte 4: DRCG Control Register(all bits are read and write functional)

Byte 5: Clock Control Register (all bits are read and write functional)

Byte 6: Silicon Signature Register^[2] (all bits are read-only)

Note:

2. When writing to this register the device will acknowledge the write operation, but the data itself will be ignored.

PRELIMINARY

Byte 7: Watchdog Time Stamp Register

Byte 8: Dial-a-Frequency Control Register N (all bits are read and write functional)

Byte 9: Dial-a-Frequency Control Register R (all bits are read and write functional)

Dial-a-Frequency Feature

SMBus Dial-a-Frequency feature is available in this device via Byte8 and Byte9. See our App Note AN-0025 for details on our Dial-a-Frequency feature.

P is a large value PLL constant that depends on the frequency selection achieved through the hardware selectors (S1, S0). P value may be determined from *Table 3*.

Table 3. P Value

Dial-a-dB Features

SMBus Dial-a-dB feature is available in this device via Byte8 and Byte9.

Spread Spectrum Clock Generation (SSCG)

Spread Spectrum is a modulation technique used to minimizing EMI radiation generated by repetitive digital signals. A clock presents the greatest EMI energy at the center frequency it is generating. Spread Spectrum distributes this energy over a specific and controlled frequency bandwidth therefore causing the average energy at any one point in this band to decrease in value. This technique is achieved by modulating the clock away from its resting frequency by a certain percentage (which also determines the amount of EMI reduction). In this device, Spread Spectrum is enabled by setting specific register bits in the SMBus control Bytes. *Table 4* is a listing of the modes and percentages of Spread Spectrum modulation that this device incorporates.

Table 4. Spread Spectrum

Special Functions

PCIF and IOAPIC Clock Outputs

The PCIF clock outputs are intended to be used, if required, for systems IOAPIC clock functionality. ANY two of the PCIF clock outputs can be used as IOAPIC 33-MHz clock outputs. They are 3.3V outputs will be divided down via a simple resistive voltage divider to meet specific system IOAPIC clock voltage requirements. In the event these clocks are not required, then these clocks can be used as general PCI clocks or disabled via the assertion of the PCI_STP# pin.

3V66_1/VCH Clock Output

The 3V66 1/VCH pin has a dual functionality that is selectable via SMBus.

Configured as DRCG (66M), SMBus Byte0, Bit 5 = ë0í

The default condition for this pin is to power up in a 66M operation. In 66M operation this output is SSCG capable and when spreading is turned on, this clock will be modulated.

Configured as VCH (48M), SMBus Byte0, Bit 5 = ë1í

In this mode, the output is configured as a 48-MHz non-spread spectrum output. This output is phase aligned with the other 48M outputs (USB and DOT), to within 1 ns pin-to-pin skew. The switching of 3V66 1/VCH into VCH mode occurs at system power on. When the SMBus Bit 5 of Byte 0 is programmed from a '0' to a '1', the 3V66_1/VCH output may glitch while transitioning to 48M output mode.

PD# (Power-down) Clarification

The PD# (Power-down) pin is used to shut off ALL clocks prior to shutting off power to the device. PD# is an asynchronous active LOW input. This signal is synchronized internally to the device powering down the clock synthesizer. PD# is an asynchronous function for powering up the system. When PD# is low, all clocks are driven to a LOW value and held there and the VCO and PLLs are also powered down. All clocks are shut down in a synchronous manner so has not to cause glitches while transitioning to the low 'stopped' state.

PD#-Assertion

When PD# is sampled LOW by two consecutive rising edges of the CPUC clock, then on the next HIGH-to-LOW transition of PCIF, the PCIF clock is stopped LOW. On the next HIGH-to-LOW transition of 66Buff, the 66Buff clock is stopped LOW. From this time, each clock will stop LOW on its next HIGH-to-LOW transition, except the CPUT clock. The CPU clocks are held with the CPUT clock pin driven HIGH with a value of 2 x Iref, and CPUC undriven. After the last clock has stopped, the rest of the generator will be shut down.

PD# Deassertion

The power-up latency between PD# rising to a valid logic '1' level and the starting of all clocks is less than 3.0 ms.

Table 5. PD# Functionality

CPU_STP# Clarification

The CPU_STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function.

CPU_STP# Assertion

When CPU STP# pin is asserted, all CPUT/C outputs that are set with the SMBus configuration to be stoppable via assertion of CPU_STP# will be stopped after being sampled by two falling CPUT/C clock edges. The final state of the stopped CPU signals is CPUT = HIGH and CPU0C = LOW. There is no change to the output drive current values during the stopped state. The CPUT is driven HIGH with a current value equal to

(Mult 0 'select') x (Iref), and the CPUC signal will not be driven. Due to external pull-down circuitry CPUC will be LOW during this stopped state.

CPU_STP# Deassertion

The deassertion of the CPU STP# signal will cause all CPUT/C outputs that were stopped to resume normal operation in a synchronous manner. Synchronous manner meaning that no short or stretched clock pulses will be produces when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPUC clock cycles.

PCI_STP# Deassertion

tions to a high level.

running.

The deassertion of the PCI_STP# signal will cause all PCI and stoppable PCIF clocks to resume running in a synchronous manner within two PCI clock periods after PCI STP# transi-

Note that the PCI STOP function is controlled by two inputs. One is the device PCI_STP# pin number 34 and the other is SMBus byte 0 bit 3. These two inputs to the function are logically ANDed. If either the external pin or the internal SMBus register bit is set low then the stoppable PCI clocks will be stopped in a logic low state. Reading SMBus Byte 0 Bit 3 will return a 0 value if either of these control bits are set LOW thereby indicating the devices stoppable PCI clocks are not

Three-state Control of CPU Clocks Clarification

During CPU_STP# and PD# modes, CPU clock outputs may be set to driven or undriven (three-state) by setting the corresponding SMBus entry in Bit6 of Byte0 and Bit6 of Byte1.

PCI_STP# Assertion

The PCI_STP# signal is an active LOW input used for synchronous stopping and starting the PCI outputs while the rest of the clock generator continues to function. The set-up time for capturing PCI_STP# going LOW is 10 ns (t_{setup}). (See *Figure 2*.) The PCIF (0:2) clocks will not be affected by this pin if their control bits in the SMBus register are set to allow them to be free running.

Table 6. Cypress Clock Power Management Truth Table

Figure 6. PCI_STP# Assertion Waveforms

Iout is selectable depending on implementation. The parameters above apply to all configurations. Vout is the voltage at the pin of the device.

The various output current configurations are shown in the host swing select functions table. For all configurations, the deviation from the expected output current is $\pm 7\%$ as shown in the current accuracy table.

Table 7. Host Clock (HCSL) Buffer Characteristics

Table 8. CPU Clock Current Select Function

Table 9. Group Timing Relationship and Tolerances

Table 10.Maximum Lumped Capacitive Output Loads

USB and DOT 48M Phase Relationship

The 48M_USB and 48M_DOT clocks are in phase. It is understood that the difference in edge rate will introduce some in inherent offset. When 3V66 1/VCH clock is configured for VCH (48-MHz) operation it is also in phase with the USB and DOT outputs. See *Figure 10*.

66IN to 66B Buffered Prop Delay

The 66IN to 66B(0:2) output delay is shown in *Figure 11*.

The Tpd is the prop delay from the input pin (66IN) to the output pins (66B[0:2]). The outputs' variation of Tpd is described in the AC parameters section of this data sheet. The measurement is taken at 1.5V.

66B to PCI Buffered Clock Skew

Figure 12 shows the difference (skew) between the 3V33(0:5) outputs when the 66M clocks are connected to 66IN. This offset is described in the Group Timing Relationship and Tolerances section of this data sheet. The measurements were taken at 1.5V.

3V66 to PCI Unbuffered Clock Skew

Figure 13 shows the timing relationship between 3V66(0:5) and PCI(0:6) and PCIF when configured to run in the unbuffered mode.

Figure 11. 66IN to 66B(0:2) Output Delay Figure

Current Mode CPU Clock Buffer Characteristics

The current mode output buffer detail and current reference circuit details are contained in the previous table of this data sheet. The following parameters are used to specify output buffer characteristics:

- 1. Output impedance of the current mode buffer circuit $-$ Ro (see *Figure 14*).
- 2. Minimum and maximum required voltage operation range of the circuit – Vop (see *Figure 14*).
- 3. Series resistance in the buffer circuit Ros (see *Figure 14*).
- 4. Current accuracy at given configuration into nominal test load for given configuration.

Slope \sim 1/ R_0

Absolute Maximum Conditions

DC Parameters ($V_{DD} = V_{DDA} = 3.3V \pm 5\%)$

AC Parameters $(V_{DD} = V_{DDA} = 3.3V \pm 5%)$

Notes:

3. All outputs loaded as per maximum capacitive load table.

4. Absolute value = ((Programmed CPU Iref) x (2)) + 10 mA.

5. This parameter is measured as an average over 1-µs duration, with a crystal center frequency of 14.31818 MHz 6. When Xin is driven from an external clock source.

7. This is required for the duty cycle on the REF clock out to be as specified. The device will operate reliably with input duty cycles up to 30/70 but the REF clock duty cycle will not be within data sheet specifications.

8. All outputs loaded as per*Table 10*.

9. Probes are placed on the pins and measurements are acquired at 1.5V for 3.3V signals (see test and measurement set-up section of this data sheet).

10. Measured between 0.2Vdd and 0.7Vdd.

11. **T**his measurement is applicable with Spread ON or Spread OFF.

12. Measured at crossing point (Vx) or where subtraction of CLK-CLK# crosses 0 volts Measured from Vol = 0.175V to Voh = 0.525V.
13. Test load is Rta = 33.2 ohms, Rd = 49.9 ohms.

AC Parameters $(V_{DD} = V_{DDA} = 3.3V \pm 5%)$ (continued)

Notes:

14. Measured from Vol = 0.175V to Voh = 0.525V.

15. Determined as a fraction of $2*(T$ rise - Tfall)/ (Trise + Tfall).

16. Measurement taken from differential waveform, from -0.35V to +0.35V.

17. Measurements taken from common mode waveforms, measure rise/fall time from 0.41 to 0.86V. Rise/fall time matching is defined as ìthe instantaneous difference between maximum clk rise (fall) and minimum clk# fall (rise) time or minimum clk rise (fall) and maximum clk# fall (rise) time". This parameter is designed form
waveform symmetry.

18. Measured in absolute voltage, i.e. single-ended measurement. 19. THIGH is measured at 2.4V for non host outputs.

20. TLOW is measured at 0.4V for all outputs.

21. Probes are placed on the pins, and measurements are acquired between 0.4V and 2.4V for 3.3V signals (see test and measurement set-up section of this data sheet).

AC Parameters $(V_{DD} = V_{DDA} = 3.3V \pm 5%)$ (continued)

Note:

22. This figure is additive to any jitter already present when the 66IN pin is being used as an input. Otherwise a 500-ps jitter figure is specified.

AC Parameters $(V_{DD} = V_{DDA} = 3.3V \pm 5%)$ (continued)

Test and Measurement Set-up

For Differential CPU Output Signals

The following diagram shows lumped test load configurations for the differential Host Clock Outputs.

Figure 15. 1.0V Test Load Termination

Notes:

23. CPU_STP# and PCI _STP# setup time with respect to any PCIF clock to guarantee that the effected clock will stop or start at the next PCIF clock's rising edge.
24. When Crystal meets minimum 40-ohm device series resista

Ordering Information

Load Cap

Package Drawings and Dimensions

51-85060-*C

Intel is a registered trademark of Intel Corporation. Dial-a-Frequency is a registered trademark, and Dial-a-dB is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical c products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Document History Page

