

MOSFET - N-Channel, POWERTRENCH®

100 V

FDC3612

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

Features

• 2.6 A, 100 V

 $R_{DS(ON)} = 125 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 135 \text{ m}\Omega @ V_{GS} = 6 \text{ V}$

- High Performance Trench Technology for Extremely Low R_{DS(ON)}
- Low Gate Charge (14 nC Typical)
- High Power and Current Handling Capability
- Fast Switching Speed
- This is a Pb-Free Device

Applications

• DC/DC Converter

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Pa	Ratings	Unit	
Drain-Source Volta	100	V	
Gate-Source Voltag	±20	V	
Drain Current	Continuous (Note 1a)	2.6	Α
	Pulsed	20	Α
Single Pulse Avalanche Energy (Note 3)		37	mJ
Maximum Power	(Note 1a)	1.6	W
Dissipation	(Note 1b)	0.8	W
Operating and Store	-55 to +150	°C	
	Drain-Source Voltage Gate-Source Voltage Drain Current Single Pulse Avala Maximum Power Dissipation	Pulsed Single Pulse Avalanche Energy (Note 3) Maximum Power Dissipation (Note 1a)	Drain-Source Voltage 100 Gate-Source Voltage ±20 Drain Current Continuous (Note 1a) 2.6 Pulsed 20 Single Pulse Avalanche Energy (Note 3) 37 Maximum Power Dissipation (Note 1a) 1.6 (Note 1b) 0.8

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
R _θ JA	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
Rejc	Thermal Resistance, Junction-to-Case (Note 1)	30	°C/W

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	125 mΩ @ 10 V	2.6 A
	135 mΩ @ 6 V	



TSOT23 6-Lead (SUPERSOT™-6) CASE 419BL

MARKING DIAGRAM




XXX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PINOUT



ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
RAIN-SOU	JRCE AVALANCHE RATINGS (Note 2)					
W_{DSS}	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 50 \text{ V}$, $I_D = 2.6 \text{ A}$	-	-	90	mJ
I_{AR}	Drain-Source Avalanche Current		-	-	2.6	Α
OFF CHARA	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100	-	-	٧
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	_	99	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V	-	-	10	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	-	-	-100	nA
N CHARAC	CTERISTICS (Note 2)		•		•	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	2.3	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate Threshold Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	-6	-	mV/°C
R _{DS(on)}	Static Drain–Source On Resistance	V _{GS} = 10 V, I _D = 2.6 A V _{GS} = 6 V, I _D = 2.5 A V _{GS} = 10 V, I _D = 2.6 A, T _J = 125°C	- - -	86 91 157	125 135 240	mΩ
I _{D(on)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	10	-	-	Α
9 _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 2.6 A	_	10	_	S
DYNAMIC C	CHARACTERISTICS			-	-	-
C _{iss}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V, f = 1.0 MHz	-	660	-	pF
C _{oss}	Output Capacitance	7	-	55	-	pF
C _{rss}	Reverse Transfer Capacitance	7	-	40	-	pF
R_{g}	Gate Resistance		0.1	1.4	3.0	Ω
WITCHING	CHARACTERISTICS (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V},$	-	6	11	ns
t _r	Turn-On Rise Time	$R_{GEN} = 6 \Omega$	-	3.5	7	ns
t _{d(off)}	Turn-Off Delay Time	7	-	23	37	ns
t _f	Turn-Off Fall Time	7	-	3.7	7.4	ns
Qg	Total Gate Charge	V _{DS} = 50 V, I _D = 2.6 A, V _{GS} = 10 V	-	14	20	nC
Q_{gs}	Gate-Source Charge	7	-	2.3	-	nC
Q_{gd}	Gate-Drain Charge]	_	3.6	-	nC
	IRCE DIODE CHARACTERISTICS AND I	MAXIMUM RATINGS				
I _S	Maximum Continuous Drain-Source Dio	de Forward Current	_	-	1.3	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.3 A (Note 2)	-	0.76	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 2.6 \text{ A}, d_{IF}/d_t = 100 \text{ A/}\mu\text{s} \text{ (Note 2)}$	-	31	-	ns
Q _{rr}	Diode Reverse Recovery Charge	I _F = 2.6 A, d _{IF} /d _t = 100 A/μs (Note 2)		56		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{1.} $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design. a.) 78 °C/W when mounted on a 1in² pad of 2oz copper on FR-4 board b.) 156 °C/W when mounted on a minimum pad

^{2.} Pulse Test: Pulse Width \leq 300 μ s, Duty cycle \leq 2.0 % 3. E_{AS} of 37 mJ is based on starting T_J = 25 °C; N-ch: L = 3 mH, I_{AS} = 5 A, V_{DD} = 100 V, V_{GS} = 10 V. 100% test at L = 0.3 mH, I_{AS} = 11 A.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL ELECTRICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

(Note: Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.)

ORDERING INFORMATION

Device	Device Marking	Package Type	Shipping [†]
FDC3612	.362	TSOT-23-6 (Pb-free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





TSOT23 6-Lead CASE 419BL **ISSUE A**

DATE 31 AUG 2020









SIDE VIEW

03/1414

	SYI			
	q	2		
0.95			0.9	5
.00 MIN 00.				Ī
İ			2.	30
		ļ -	- 0.7	0 MIN

1.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	l N	ILLIMET	ERS
D ₁ ,v,	MIN.	NOM.	MAX.
Α	0.90	1.00	1.10
A1	0.00	0.05	0.10
A2	0.70	0.85	1.00
А3	0.25 BSC		
b	0.25	0.38	0.50
С	0.10	0.18	0.26
D	2.80	2.95	3.10
d		0.30 RE	=
Е	2.50	2.75	3.00
E1	1.30	1.50	1.70
е	0.95 BSC		
e1	1.90 BSC		
L1	0.60 REF		
L2	0.20	0.40	0.60
θ	0°		10°

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

= Date Code Μ

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales