



16-Channel Wideband Video Multiplexers

DESCRIPTION

The DG535/536 are 16-channel multiplexers designed for routing one of 16 wideband analog or digital input signals to a single output. They feature low input and output capacitance, low on-resistance, and n-channel DMOS "T" switches, resulting in wide bandwidth, low crosstalk and high "off" isolation. In the on state, the switches pass signals in either direction, allowing them to be used as multiplexers or as demultiplexers.

On-chip address latches and decode logic simplify microprocessor interface. Chip Select and Enable inputs simplify addressing in large matrices. Single-supply operation and a low 75 μ W power consumption vastly reduces power supply requirements.

Theses devices are built on a proprietary D/CMOS process which creates low-capacitance DMOS FETs and high-speed, low-power CMOS logic on the same substrate.

For more information please refer to Vishay Siliconix Application Note AN501 (FaxBack document number 70608).

FEATURES

- Crosstalk: 100 dB at 5 MHz
- · 300 MHz Bandwidth
- Low Input and Output Capacitance
- Low Power: 75 μW
- Low $r_{DS(on)}$: 50 Ω
- On-Board Address Latches
- Disable Output


BENEFITS


- High Video Quality
- Reduced Insertion Loss
- · Reduced Input Buffer Requirements
- Minimizes Power Consumption
- · Simplifies Bus Interface

APPLICATIONS

- Video Switching/Routing
- · High Speed Data Routing
- RF Signal Multiplexing
- · Precision Data Acquisition
- Crosspoint Arrays
- FLIR Systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

Pb-free
Available

OHS*



| ORDERING INFORMATION | | |
|----------------------|--------------------|-----------------------|
| Temperature Range | Package | Part Number |
| - 40 to 85 °C | 28-Pin Plastic DIP | DG535DJ DG535DJ-E3 |
| | 44-Pin PLCC | DG536DN DG536DN-E3 |

| TRUT | UTH TABLE | | | | | | | | | | | | | | | | |
|------|-----------|----|-----------------|----------------|----------------|--|---|--|---|--|--|--|---|--|--|------------------|----------------------|
| EN | cs | cs | ST ^a | A ₃ | A ₂ | A ₁ A ₀ Channel Selected | A ₂ A ₁ A ₀ Channel Selected | A ₁ A ₀ Channel Selected | A ₂ A ₁ A ₀ Channel Selected | A ₁ A ₀ Channel Selected | A ₁ A ₀ Channel Selected | 2 A ₁ A ₀ Channel Selected | A ₂ A ₁ A ₀ Channel Selected | 2 A ₁ A ₀ Channel Selected | A ₁ A ₀ Channel Selected | Channel Selected | Disable ^b |
| 0 | Х | Х | | | | | | | | | | | | | | | |
| Х | 0 | Х | 1 | Х | Х | Х | Х | None | High Z | | | | | | | | |
| Х | Х | 1 | | | | | | | | | | | | | | | |
| | | | | 0 | 0 | 0 | 0 | S ₁ | | | | | | | | | |
| | | | | 0 | 0 | 0 | 1 | S ₂ | | | | | | | | | |
| | | | | 0 | 0 | 1 | 0 | S_3 | | | | | | | | | |
| | | | | 0 | 0 | 1 | 1 | S ₄ | | | | | | | | | |
| | | | | 0 | 1 | 0 | 0 | S ₅ | | | | | | | | | |
| | | | | | 0 | 1 | 0 | 1 | S ₆ | | | | | | | | |
| | | | | 0 | 1 | 1 | 0 | S ₇ | | | | | | | | | |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | S ₈ | Low Z | | | | | | | | |
| ' | ' | 0 | ' | 1 | 0 | 0 | 0 | S ₉ | LOW Z | | | | | | | | |
| | | | | 1 | 0 | 0 | 1 | S ₁₀ | | | | | | | | | |
| | | | | 1 | 0 | 1 | 0 | S ₁₁ | | | | | | | | | |
| | | | | 1 | 0 | 1 | 1 | S ₁₂ | | | | | | | | | |
| | | | | 1 | 1 | 0 | 0 | S ₁₃ | | | | | | | | | |
| | | | | 1 | 1 | 0 | 1 | S ₁₄ | | | | | | | | | |
| | | | | 1 | 1 | 1 | 0 | S ₁₅ | | | | | | | | | |
| | | | | 1 | 1 | 1 | 1 | S ₁₆ | | | | | | | | | |
| Χ | Х | Х | 0 | Х | Х | Х | Х | Maintains previous switch condition | High Z or Low Z | | | | | | | | |

Logic "0" = $V_{AL} \le 4.5 \text{ V}$ Logic "1" = $V_{AH} \ge 10.5 \text{ V}$ X = Do not Care

Notes:

a. Strobe input (ST) is level triggered.

b. Low Z, High Z = impedance of Disable Output to GND. Disable output sinks current when any channel is selected.

| Parameter | | Limit | Unit | |
|--|---------------------------------|---|------|--|
| V+ to GND | | - 0.3 to + 18 | | |
| Digital Inputs | | (GND - 0.3) to (V+) + 2 or 20 mA, whichever occurs first | V | |
| V_S, V_D | | (GND - 0.3) to (V+) + 2 or 20 mA, whichever occurs first | | |
| Current (any terminal) Continuous | | 20 | mA | |
| Current (S or D) Pulsed 1 ms 10 % duty cycle | | 40 | ША | |
| Storage Temperature | (A Suffix) | - 65 to 150 | °C | |
| Storage remperature | (D Suffix) | - 65 to 125 | | |
| Power Dissipation (Package) ^a | 28-Pin Plastic DIP ^b | 625 | | |
| | 28-Pin Sidebraze ^c | 1200 | mW | |
| | 44-Pin PLCC ^d | 450 | mvv | |
| | 44-Pin Cerquad ^e | 825 | | |

Notes:

- a. All leads soldered or welded to PC board.
- b. Derate 8.6 mW/°C above 75 °C.
- c. Derate 16 mW/°C above 75 °C.
- d. Derate 6 mW/°C above 75 °C.
- e. Derate 11 mW/°C above 75 °C.



DG535/536 Vishay Siliconix

| Analog Switch Analog Signal Rangee VAN Drain-Source On-Resistance Resistance Match Arg Drain On Leakage Current Ig Disable Output Roll Disable Output Voltage High Input Voltage Low Address Input Capacitance Dynamic Characteristics On State Input Capacitancee Cg Off State Output Capacitancee Cg Multiplexer Switching Time Type Break-Before-Make Interval Type EN, CS, CS, ST, tope Togial Rangee VAN Arg Post State VAN Arg Post State Current Cg Cg Cg Cg Cg Multiplexer Switching Time Type Break-Before-Make Interval Type EN, CS, CS, ST, tope Togial Courrent Capacitancee Cg | NALOG DS(on) S(off) D(on) ISABLE VAIH VAIL IAI CA | $V_{+} = 15 \text{ V, ST, CS} = 10$ $\overline{CS} = 4.5 \text{ V, V}_{A} = 4.5 \text{ or } 1$ $I_{S} = -1 \text{ mA, V}_{D} = 3 \text{ V, EN} = 10$ $Sequence \text{ Each Switch}$ $V_{S} = 3 \text{ V, V}_{D} = 0 \text{ V, EN} = 10$ $I_{DISABLE} = 1 \text{ mA, EN} = 1$ $V_{A} = \text{GND or V} + 10$ $V_{D} = V_{S} = 3 \text{ V}$ | 0.5 V ^f = 10.5 V n On 4.5 V | Full Room Full Room Full Room Full Room Full Room Full Room Full Full Room | 55 55 100 100 5 32 35 | 0 - 10 - 1000 - 10.5 - 1 - 100 | 10 90 120 9 10 100 100 200 250 4.5 1 100 | 0 - 10 - 100 | 10 90 120 9 10 100 -10 -100 250 4.5 1 | Unit V Ω nA Ω V μA pF |
|--|--|--|---|--|--------------------------|-----------------------------------|---|--|---|----------------------------|
| Analog Switch Analog Signal Rangee VAN Drain-Source On-Resistance Resistance Match Arg Drain On Leakage Current Input Voltage High Input Voltage Low Address Input Capacitance On State Input Capacitancee Cipy State Output Capacitancee Cipy Multiplexer Switching Time Ereak-Before-Make Interval EN, CS, CS, ST, tops | NALOG DS(on) DS(on) DS(on) S(off) USABLE VAIH VAIL IAI CA | $I_S = -1$ mA, $V_D = 3$ V, EN and Sequence Each Switch $V_S = 3$ V, $V_D = 0$ V, EN and $V_S = V_D = 3$ V, EN and $V_S = V_D = 3$ V, EN and $V_S = 10$ $V_A = 0$ GND or V+ | = 10.5 V n On 4.5 V 0.5 V PLCC Cerquad | Full Room Full Room Full Room Full Room Full Room Full Room Full Full Room Full Room Full Room Full Room | 55 100 < 0.01 5 | - 10 - 100 - 100 - 1000 | 10 90 120 9 10 100 100 200 250 4.5 1 | - 10 - 100 - 100 - 100 - 100 | 10 90 120 9 10 100 -10 -100 250 4.5 | ν Ω nA Ω ν |
| Analog Signal Range VAN Drain-Source On-Resistance Resistance Match Source Off Leakage Current Drain On Leakage Current Disable Output Digital Control Input Voltage High Input Voltage Low Address Input Current Address Input Capacitance Dynamic Characteristics On State Input Capacitance Off State Output Capacitance Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, tOFF Topics To | DS(on) DS(on) S(off) D(on) DISABLE VAIH VAIL IAI CA | Sequence Each Switch $V_S = 3 \text{ V, } V_D = 0 \text{ V, EN} = 0$ $V_S = V_D = 3 \text{ V, EN} = 10$ $I_{DISABLE} = 1 \text{ mA, EN} = 10$ $V_A = \text{GND or V} + 0$ | PLCC Cerquad | Room Full Room Full Room Full Full Room Full Room Full Room Full | 100 | - 10 - 100 - 10 - 1000 | 90 120 9 10 100 10 200 250 4.5 1 | - 10 - 100 - 10 - 100 | 90 120 9 10 100 -10 -100 200 250 4.5 | Ω nA Ω V |
| Drain-Source rD On-Resistance ArD Resistance Match ΔrD Source Off Leakage Current Is Drain On Leakage Current In Disable Output RD Digital Control Input Voltage High V Input Voltage Low V Address Input Current Address Input Capacitance On State Input Capacitance Cs Off State Input Capacitancee Cs Off State Output Capacitancee Cs Multiplexer Switching Time tr Break-Before-Make Interval to EN, CS, CS, ST, tOFF to | DS(on) DS(on) S(off) D(on) DISABLE VAIH VAIL IAI CA | Sequence Each Switch $V_S = 3 \text{ V, } V_D = 0 \text{ V, EN} = 0$ $V_S = V_D = 3 \text{ V, EN} = 10$ $I_{DISABLE} = 1 \text{ mA, EN} = 10$ $V_A = \text{GND or V} + 0$ | PLCC Cerquad | Room Full Room Full Room Full Full Room Full Room Full Room Full | 100 | - 10 - 100 - 10 - 1000 | 90 120 9 10 100 10 200 250 4.5 1 | - 10 - 100 - 10 - 100 | 90 120 9 10 100 -10 -100 200 250 4.5 | Ω nA Ω V |
| On-Resistance Resistance Match Source Off Leakage Current Drain On Leakage Current Disable Output Roll Disable Output Digital Control Input Voltage High Input Voltage Low Address Input Current Address Input Capacitance Dynamic Characteristics On State Input Capacitancee Cs Off State Output Capacitancee Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, ton EN, CS, CS, ST, toff | DS(on) S(off) D(on) IISABLE VAIH VAIL IAI CA | Sequence Each Switch $V_S = 3 \text{ V, } V_D = 0 \text{ V, EN} = 0$ $V_S = V_D = 3 \text{ V, EN} = 10$ $I_{DISABLE} = 1 \text{ mA, EN} = 10$ $V_A = \text{GND or V} + 0$ | PLCC Cerquad | Full Room Full Room Full Room Full Room Full Full Room Full Room Full Room Full Room | 100 | - 100 - 10 - 1000 - 10.5 | 120 9 10 100 1000 200 250 4.5 1 100 | - 100 - 10 - 100 | 120 9 10 100 -10 -100 200 250 4.5 | nA Ω V μA |
| Source Off Leakage Current Drain On Leakage Current Disable Output Digital Control Input Voltage High Input Voltage Low Address Input Current Address Input Capacitance Off State Input Capacitance Off State Output Capacitance Multiplexer Switching Time En, CS, CS, ST, top EN, CS, CS, ST, top Input Voltage High V Current Cs Cs Cs Cs Cs Cs Cs Cs Cs C | S(off) D(on) ISABLE VAIH VAIL IAI CA | $V_S = 3 \text{ V}, V_D = 0 \text{ V}, EN = 0 \text{ V}$ $V_S = V_D = 3 \text{ V}, EN = 10 \text{ IDISABLE} = 1 \text{ mA}, EN = 10 \text{ V}$ $V_A = GND \text{ or } V_A = 0 \text{ V}$ | PLCC Cerquad | Room Full Room Full Room Full Full Room Full Room | < 0.01 5 | - 100 - 10 - 1000 - 10.5 | 10 100 10 1000 200 250 4.5 1 | - 100 - 10 - 100 | 10 100 - 10 - 100 200 250 4.5 | Ω V μA |
| Source Off Leakage Current Drain On Leakage Current Disable Output Digital Control Input Voltage High Input Voltage Low Address Input Current Address Input Capacitance Off State Input Capacitance Off State Output Capacitance Multiplexer Switching Time En, CS, CS, ST, top EN, CS, CS, ST, top Input Voltage High V Current Cs Cs Cs Cs Cs Cs Cs Cs Cs C | S(off) D(on) ISABLE VAIH VAIL IAI CA | $V_S = V_D = 3 \text{ V}, \text{ EN} = 10 \text{ IDISABLE} = 1 \text{ mA}, \text{ EN} = 1 \text{ VA} = \text{GND or V} + \text{ VA} = \text{GND or V} + CALCE of $ | 0.5 V 0.5 V PLCC Cerquad | Full Room Full Room Full Full Room Full Room Full Room Full Room | < 0.01 5 | - 100 - 10 - 1000 - 10.5 | 100 10 1000 200 250 4.5 1 | - 100 - 10 - 100 | 100 - 10 - 100 200 250 4.5 | Ω V μA |
| Disable Output Digital Control Input Voltage High Voltage Low Voltage Low Voltage Input Current Input Voltage Low Voltage Input Current Input Voltage Low Voltage Input Capacitance Constitution | V _{AIH} V _{AIL} I _{AI} C _A | $I_{DISABLE} = 1 \text{ mA, EN} = 1$ $V_{A} = GND \text{ or } V+$ | 0.5 V PLCC Cerquad | Full Room Full Full Room Full Room Full Room | < 0.01 5 | - 1000 10.5 | 1000 200 250 4.5 1 100 | - 100 10.5 | - 100 200 250 4.5 | Ω V μA |
| Digital Control Input Voltage High Input Voltage Low Address Input Current Address Input Capacitance Dynamic Characteristics On State Input Capacitance Off State Input Capacitance Cg Off State Output Capacitance Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, ton EN, CS, CS, ST, toff | V _{AIH} V _{AIL} I _{AI} C _A | V _A = GND or V+ | PLCC Cerquad | Full Full Room Full Full Room | < 0.01 5 | - 1 | 4.5 1 100 | - 1 | 250 4.5 1 | V μA |
| Input Voltage High Input Voltage Low Address Input Current Address Input Capacitance Dynamic Characteristics On State Input Capacitance Off State Input Capacitance Cs Off State Output Capacitance Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, ton EN, CS, CS, ST, toff | V _{AIL} I _{AI} C _A | | Cerquad | Full Room Full Full Room | 5 32 | - 1 | 1 100 | - 1 | 1 | μA |
| Input Voltage Low Address Input Current Address Input Capacitance Dynamic Characteristics On State Input Capacitance Off State Input Capacitance Capacitance Off State Output Capacitance Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, ton EN, CS, CS, ST, toff | V _{AIL} I _{AI} C _A | | Cerquad | Full Room Full Full Room | 5 32 | - 1 | 1 100 | - 1 | 1 | μA |
| Address Input Current Address Input Capacitance Dynamic Characteristics On State Input Capacitance Off State Input Capacitance Off State Output Capacitance Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, tON EN, CS, CS, ST, tOFF | I _{AI} | | Cerquad | Room Full Full | 5 32 | | 1 100 | | 1 | μA |
| Address Input Capacitance Dynamic Characteristics On State Input Capacitance Off State Input Capacitance Off State Output Capacitance Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, tON EN, CS, CS, ST, tOFF | C _A | | Cerquad | Full Full Room | 5 32 | | 100 | | - | · |
| Dynamic Characteristics On State Input Capacitance ^e Off State Input Capacitance ^e Off State Output Capacitance ^e Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, t _{ON} EN, CS, CS, ST, t _{OFF} | | V _D = V _S = 3 V | Cerquad | Room | 32 | | 45 | | | pF |
| On State Input Capacitance ^e Off State Input Capacitance ^e Off State Output Capacitance ^e Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, t _{ON} EN, CS, CS, ST, t _{OFF} to | S(on) | $V_D = V_S = 3 V$ | Cerquad | | _ | | 45 | | | |
| Off State Input Capacitance Cs Off State Output Capacitance tree Multiplexer Switching Time tree Break-Before-Make Interval to EN, CS, CS, ST, ton tree EN, CS, CS, ST, toff | S(on) | $V_D = V_S = 3 V$ | Cerquad | | _ | | 45 | | | |
| Off State Input Capacitance Cs Off State Output Capacitance tree Multiplexer Switching Time tree Break-Before-Make Interval to EN, CS, CS, ST, ton tree EN, CS, CS, ST, toff | S(on) | $V_D = V_S = 3 V$ | | Room | 35 | | | | 45 | |
| Off State Output Capacitance ^e Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, tON EN, CS, CS, ST, tOFF | | | DIP | | 00 | | | | | |
| Off State Output Capacitance ^e Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, tON EN, CS, CS, ST, tOFF | | | | Room | 40 | | 55 | | 55 | |
| Off State Output Capacitance ^e Multiplexer Switching Time Break-Before-Make Interval EN, CS, CS, ST, tON EN, CS, CS, ST, tOFF | | | PLCC | Room | 2 | | 8 | | 8 | |
| Capacitance Multiplexer Switching Time to the seak-Before-Make Interval to the EN, CS, CS, ST, to the seak-Before-Make Interval | S(off) | V _S = 3 V | Cerquad | Room | 5 | | | | | pF |
| Capacitance Multiplexer Switching Time to the seak-Before-Make Interval to the EN, CS, CS, ST, to the seak-Before-Make Interval | | | DIP | Room | 3 | | | | | |
| Capacitance Multiplexer Switching Time to the seak-Before-Make Interval to the EN, CS, CS, ST, to the seak-Before-Make Interval | | | PLCC | Room | 8 | | 20 | | 20 | |
| Multiplexer Switching Time t _{TF} Break-Before-Make Interval t _O EN, CS, CS, ST, t _{ON} t EN, CS, CS, ST, t _{OFF} t _O | D(off) | V _D = 3 V | Cerquad | Room | 12 | | | | | |
| | | | DIP | Room | 9 | | | | | |
| EN, CS, \overline{CS} , ST, t_{ON} EN, CS, \overline{CS} , ST, t_{OFF} t_{OFF} | RANS | See Figure 4 | | Full | | | 300 | | 300 | ļ |
| EN, CS, $\overline{\text{CS}}$, ST, t _{OFF} | OPEN | | | Full | | 25 | | 25 | | ns |
| | t _{ON} | See Figure 2 and 3 | 3 | Full | | | 300 | | 300 | 110 |
| Charge Injection | toff | See Figure 2 | | Full | | | 150 | | 150 | |
| Charge Injection | Q | See Figure 5 | | Room | - 35 | | | | | рС |
| | | $R_{IN} = 75 \Omega, R_{L} = 75 \Omega$ | PLCC | Room | - 100 | | | | | |
| Single-Channel Crosstalk X _{TAI} | ALK(SC) | f = 5 MHz | Cerquad | Room | - 93 | | | | | |
| | | See Figure 9 | DIP | Room | - 60 | | | | | |
| | | $R_{IN} = R_L = 75 \Omega$, $f = 5 MHz$ | PLCC | Room | - 85 | | | | | |
| Chip Disabled Crosstalk X _{TAI} | ALK(CD) | EN = 4.5 V | Cerquad | Room | - 84 | | | | | |
| | | See Figure 8 | DIP | Room | - 60 | | | | | dB |
| | | $R_{IN} = 10 \Omega$, $R_L = 10 k\Omega$ | PLCC | Room | - 92 | | | | | ub |
| Adjacent Input Crosstalk X _{TA} | ALK(AI) | f = 5 MHz | Cerquad | Room | - 87 | | | | | |
| | | See Figure 10 | DIP | Room | - 72 | | | | | |
| | | R_{IN} = 10 Ω , R_L = 10 $k\Omega$ | PLCC | Room | - 74 | - 60 | | - 60 | | |
| All Hostile Crosstalk ^e X _{TAI} | ALK(AH) | f = 5 MHz | Cerquad | Room | - 74 | | | | | |
| | | See Figure 7 | DIP e 6 | Room | - 60 | | | | | |




| SPECIFICATIONS ^a | 1 | | | | | | | | |
|--|-----------------|--|-------------------|------------------|------------------|------------------|------------------|------------------|------|
| | | Test Conditions Unless Otherwise Specified | | | | uffix 125°C | | uffix 85 °C | |
| Parameter | Symbol | V+ = 15 V, ST, CS = 10.5 V $\overline{\text{CS}} = 4.5 \text{ V, V}_{A} = 4.5 \text{ or } 10.5 \text{ V}^{f}$ | Temp ^b | Typ ^c | Min ^c | Max ^c | Min ^c | Max ^c | Unit |
| Power Supplies | | | | | | | | | |
| Positive Supply Current | I+ | Any One Channge I Selected with All | Room Full | 5 | | 50 100 | | 50 100 | μΑ |
| Supply Voltage Range | V+ | Logic Inputs at GND or V+ | Full | | 10 | 16.5 | 10 | 16.5 | V |
| Minimum Input Timing Re | quirements | | | | | | | | • |
| Strobe Pulse Width | t _{SW} | | Full | | 200 | | 200 | | |
| A ₀ , A ₁ , A ₂ , A ₃ CS, $\overline{\text{CS}}$, EN Data Valid to Strobe | t _{DW} | See Figure 1 | Full | | 100 | | 100 | | ns |
| A ₀ , A ₁ , A ₂ , A ₃ CS, $\overline{\text{CS}}$, EN Data Valid after Strobe | t _{WD} | | Full | | 50 | | 50 | | |

Notes:


- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = 25 $^{\circ}$ C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_A = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




 $r_{DS(on)}$ vs. V_D and Temperature




 $r_{DS(on)}$ vs. V_D and Power Supply Voltage




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Logic Input Switching Threshold vs. Supply Voltage (V+)




I_{D(on)} vs. Temperature




Adjacent Input Crosstalk vs. Frequency



Supply Current vs.
Supply Voltage and Temperature




Leakage Current vs. Temperature




- 3 dB Bandwidth Insertion Loss vs. Frequency

VISHAY


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Chip Disable Crosstalk vs. Frequency



All Hostile Crosstalk vs. Frequency



 $t_{\mbox{\scriptsize ON}},\,t_{\mbox{\scriptsize OFF}}$ and Break-Before-Make vs. Temperature



Single Channel Crosstalk vs. Frequency

INPUT TIMING REQUIREMENTS




Figure 1.



TEST CIRCUITS

CS + 15 V + 15 V Address Logic Input 50 % $\bar{t_r} < 20 \text{ ns}$ EN or CS $t_f < 20 \text{ ns}$ 0 V ST A₀ A₁ A₂ A₃ **O** +3V S₁₆ S₁ - S₁₅ Logic 90 % Input EN or CS D Vo CS Signal Output GND 1 kΩ 35 pF toff t_{ON}

Figure 2. EN, CS, CS, Turn On/Off Time




Figure 3. Strobe ST Turn On Time





Figure 4. Transition Time and Break-Before-Make Interval

VISHAY.

TEST CIRCUITS



 ΔV_{OUT} is the measured voltage error due to charge injection. The charge injection in Coulombs is Q = C_L x ΔV_{OUT}

Figure 5. Charge Injection




Figure 6. Bandwidth




Figure 7. All Hostile Crosstalk





Figure 8. Chip Disabled Crosstalk




TEST CIRCUITS



1. Any individual channel between $\ensuremath{S_2}$ and $\ensuremath{S_{16}}$ can be selected

2.
$$X_{TALK(SC)} = 20 \log_{10} \frac{V_O}{V}$$
 is scanned sequentially from S_2 to S_{16}

Figure 9. Single Channel Crosstalk



$$X_{TALK(AI)} = 20 \log_{10} \frac{V_{Sn-1}}{V_{Sn}} \text{ or } 20 \log_{10} \frac{V_{Sn+1}}{V_{Sn}}$$

Figure 10. Adjacent Input Crosstalk

| N DESCRIPTION | | | | | | |
|-------------------------------------|--|--|--|--|--|--|
| Symbol | Description | | | | | |
| S ₁ thru S ₁₆ | Analog inputs/outputs | | | | | |
| D | Multiplexer output/demultiplexer input | | | | | |
| DIS | Open drain low impedance to analog ground when any channel is selected | | | | | |
| CS, CS, EN | Logic inputs to selected desired multiplexer(s) when using several multiplexers in a system | | | | | |
| A ₀ thru A ₃ | Binary address inputs to determine which channel is selected | | | | | |
| ST | Strobe input that latches A ₀ , A ₁ , A ₂ , A ₃ , $\overline{\text{CS}}$, CS, EN | | | | | |
| V+ | Positive supply voltage input | | | | | |
| GND | Analog signal ground and most negative potential All ground pins should be connected externally to ensure dynamic performance | | | | | |

DETAILED DESCRIPTION

The DG535/536 are 16-channel single-ended multiplexers with on-chip address logic and control latches.

The multiplexer connects one of sixteen inputs (S_1, S_2) through S_{16} to a common output (D) under the control of a 4-bit binary address (S_1 to S_2). The specific input channel selected for each address is given in the Truth Table.

All four address inputs have on-chip data latches which are controlled by the Strobe (ST) input. These latches are transparent when Strobe is high but they maintain the chosen address when Strobe goes low. To facilitate easy microprocessor control in large matrices a choice of three independent logic inputs (EN, CS and $\overline{\text{CS}}$) are provided on chip. These inputs are gated together (see Figure 11) and only when EN = CS = 1 and $\overline{\text{CS}}$ = 0 can an output switch be selected. This necessary logic condition is then latched-in when Strobe (ST) goes low.




Figure 11. CS, CS, EN, ST Control Logic

Break-before-make switching prevents momentary shorting when changing from one input to another.

The devices feature a two-level switch arrangement whereby two banks of eight switches (first level) are connected via two series switches (second level) to a common DRAIN output.

In order to improve crosstalk all sixteen first level switches are configured as "T" switches (see Figure 12).

With this method SW_2 operates out of phase with SW_1 and SW_3 . In the on condition SW_1 and SW_3 are closed with SW_2 open whereas in the off condition SW_1 and SW_3 are open and SW_2 closed. In the off condition the input to SW_3 is effectively the isolation leakage of SW_1 working into the on-resistance of SW_2 (typically 200 Ω).






Figure 12. "T" Switch Arrangement

The two second level series switches further improve crosstalk and help to minimize output capacitance.

The DIS output can be used to signal external circuitry. DIS is a high impedance to GND when no channel is selected and a low impedance to GND when any one channel is selected.

The DG535/536 have extensive applications where any high frequency video or digital signals are switched or routed. Exceptional crosstalk and bandwidth performance is achieved by using n-channel DMOS FETs for the "T" and series switches.




Figure 13. Cross-Section of a Single DMOS Switch

It can clearly be seen from Figure 13 that there exists a PN junction between the substrate and the drain/source terminals.

Should a signal which is negative with respect to the substrate (GND pin) be connected to a source or drain terminal, then the PN junction will become forward biased and current will flow between the signal source and GND. This effective shorting of the signal source to GND will not necessarily cause any damage to the device, provided that the total current flowing is less than the maximum rating, (i.e., 20 mA).





DETAILED DESCRIPTION

Since no PN junctions exist between the signal path and V+, positive overvoltages are not a problem, unless the breakdown voltage of the DMOS drain terminal (see Figure 13) (+ 18 V) is exceeded. Positive overvoltage conditions must not exceed + 18 V with respect to the GND pin. If this condition is possible (e.g. transients in the signal), then a diode or Zener clamp may be used to prevent breakdown.

The overvoltage conditions described may exist if the supplies are collapsed while a signal is present on the inputs. If this condition is unavoidable, then the necessary steps outlined above should be taken to protect the device

DC Biasing

To avoid negative overvoltage conditions and subsequent distortion of ac analog signals, dc biasing may be necessary. Biasing is not required, however, in applications where signals are always positive with respect to the GND or substrate connection, or in applications involving multiplexing of low level (up to \pm 200 mV) signals, where forward biasing of the PN substrate-source/drain terminals would not occur.

Biasing can be accomplished in a number of ways, the simplest of which is a resistive potential divider and a few dc blocking capacitors as shown in Figure 14.




Figure 14. Simple Bias Circuit

 $\rm R_1$ and $\rm R_2$ are chosen to suit the appropriate biasing requirements. For video applications, approximately 3 V of bias is required for optimal differential gain and phase performance. Capacitor $\rm C_1$ blocks the dc bias voltage from being coupled back to the analog signal source and $\rm C_2$ blocks the dc bias from the output signal. Both $\rm C_1$ and $\rm C_2$ should be tantalum or ceramic disc type capacitors in order to operate efficiently at high frequencies. Active bias circuits are recommended if rapid switching time between channels is required.

An alternative method is to offset the supply voltages (see Figure 15).

Decoupling would have to be applied to the negative supply to ensure that the substrate is well referenced to signal ground. Again the capacitors should be of a type offering good high frequency characteristics.

Level shifting of the logic signals may be necessary using this offset supply arrangement.




Figure 15. DG536 with Offset Supply

TTL to CMOS level shifting is easily obtained by using a MC14504B.

Circuit Layout

Good circuit board layout and extensive shielding is essential for optimizing the high frequency performance of the DG536. Stray capacitances on the PC board and/or connecting leads will considerably degrade the ac performance. Hence, signal paths must be kept as short as practically possible, with extensive ground planes separating signal tracks.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70070.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08 www.vishay.com