

STL105N4LF7AG

Automotive-grade N-channel 40 V, 3.0 mΩ typ., 105 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STL105N4LF7AG	40 V	4.5 mΩ	105 A

AEC-Q101 qualified



- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL105N4LF7AG	105N4LF7	PowerFLAT™ 5x6	Tape and reel

Contents STL105N4LF7AG

Contents

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT 5x6 WF type C package information	9
	4.2	Packing information	12
5	Revisio	n history	14

STL105N4LF7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	± 20	V
I _D	Drain current (continuous) at T _C = 25 °C	105	Α
I _D	Drain current (continuous) at T _C = 100 °C 74		Α
I _{DM} ⁽¹⁾	Drain current (pulsed) 420		Α
Ртот	Total dissipation at T _C = 25 °C	94	W
Tj	Operating junction temperature range	EE to 17E	۰,0
T _{stg}	Storage temperature range		°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.6	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	32	°C/W

Notes:

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(1)}\!}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.

Electrical characteristics STL105N4LF7AG

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1$ mA, $V_{GS} = 0$ V	40			>
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V$ $V_{DS} = 40 V$			10	μΑ
lgss	Gate-body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1.5		2.5	٧
Danie I	Static drain-source	V _{GS} = 10 V, I _D = 11.5 A		3.0	4.5	mΩ
R _{DS(on)}	on-resistance	$V_{GS} = 4.5 \text{ V}, I_D = 11.5 \text{ A}$		4.0	8.0	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1500	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz},$	-	400	1	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	50	-	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 23 \text{ A},$	-	23.3	-	nC
Q _{gs}	Gate-source charge	$V_{GS} = 0$ to 10 V	-	5.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	3.8	-	nC

Table 6: Switching times

	~					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 32 \text{ V}, I_D = 11.5 \text{ A},$	-	10	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	1	6.5	1	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	1	43	1	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	15	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		105	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		420	Α
V _{SD} ⁽²⁾	Source-drain current	I _{SD} = 23 A, V _{GS} = 0 V	-		1.3	٧
t _{rr}	Reverse recovery time	$I_{SD} = 23 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	32		ns
Qrr	Reverse recovery charge	V _{DD} = 32 V (see Figure 15: "Test circuit for	-	27		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	1.7		Α


Notes:


 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.


 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG061220171030SOA 10^{2} t_o=10 μs 10¹ t_o=100 μs 10⁰ T_i≤175 °C t₀=1 ms T_c= 25°C single pulse t_s=10 ms 10-10-1 10⁰ 10¹ $\vec{V}_{DS}(V)$










Figure 8: Capacitance variations

C GIPG061220171043CVR
CISS

COSS


COSS


CRSS


CRSS

COSS

Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG170620161302VTH 1.2 $I_D = 250 \, \mu A$ 1.0 8.0 0.6 0.4 0.2 -25 25 75 125 175 T_i (°C)










Test circuits STL105N4LF7AG

3 Test circuits







STL105N4LF7AG Package information

4 **Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 19: PowerFLAT™ 5x6 WF type C package outline

4.1 PowerFLAT 5x6 WF type C package information

D6




Table 8: PowerFLAT™ 5x6 WF type C mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

4.2 Packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



STL105N4LF7AG Package information

R0.50

R25.00

R25.00

R25.00

R1.10

Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL105N4LF7AG

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
02-May-2016	1	First release.
13-Sep-2016	2	Updated Section 5: "Electrical characteristics".
18-Dec-2017	3	Datasheet promoted from preliminary data to production data. Modified <i>Table 4: "On/Off states"</i> , <i>Table 5: "Dynamic"</i> , <i>Table 6: "Switching times"</i> and <i>Table 7: "Source-drain diode"</i> . Minor text changes.
18-Jan-2018	4	Updated Figure 2: "Safe operating area" and Figure 3: "Thermal impedance".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

