

General Description

The DS8313 smart card and SIM interface IC is a lowcost, analog front-end for a smart card reader designed for smart card applications that do not require the use of the auxiliary card I/O contacts C4 and C8 (AUX1 and AUX2). The DS8313 supports 5V, 3V, and 1.8V smart cards. The absence of a charge pump reduces active power consumption, and the DS8313 also supports an ultra-low-power 10nA stop mode.

The DS8313 is designed to interface between a system microcontroller and the smart card interface, providing all power supply, protection, and level shifting required for IC card applications.

The DS8314 is similar to the DS8313, but only uses one analog (smart card) power supply. Therefore, the device has reduced ability to provide power to smart cards, but it is still sufficient for many applications, allowing the DS8314 to drop into many TDA8024 sockets without hardware changes.

The DS8313L and DS8314L use a negative polarity-presence detect instead of the default positive-polarity detect. Both devices are available in a 28-pin SO package.

Applications

Pay/Premium Television Access Control **Banking Applications POS Terminals** Debit/Credit Payment Terminals PIN Pads

Automated Teller Machines

Telecommunications

Features

- ♦ Analog Interface and Level Shifting for IC Card Communication
- ♦ ±8kV (min) ESD (HBM) Protection on Card Interfaces
- ♦ Ultra-Low Stop-Mode Current, Less Than 10nA **Typical**
- ♦ Internal IC Card Supply-Voltage Generation 5.0V ±5%, 80mA (max)

 $3.0V \pm 8\%$, 65mA (max)

1.8V ±10%, 30mA (max)

- **♦** Automatic Card Activation and Deactivation Controlled by Dedicated Internal Sequencer
- ♦ I/O Lines from Host Directly Level Shifted for **Smart Card Communication**
- **♦** Flexible Card Clock Generation, Supporting External Crystal Frequency Divided by 1, 2, 4, or 8
- ♦ High-Current, Short-Circuit and High-Temperature **Protection**
- ♦ Low Active-Mode Current

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS8313 -RRX+	-40°C to +85°C	28 SO
DS8313L-RRX+*	-40°C to +85°C	28 SO
DS8314 -RRX+*	-40°C to +85°C	28 SO
DS8314L-RRX+*	-40°C to +85°C	28 SO

Note: Contact the factory for availability of other variants and package options.

Typical Application Circuit, Pin Configuration, and Selector Guide appear at end of data sheet.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}Future product—contact factory for availability.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on V _{DD} Relative to GND0.5V to +6.5V	Maximum Junction Temperature+125°C
Voltage Range on VDDA Relative to GND0.5V to +6.5V	Maximum Power Dissipation (T _A = -25°C to +85°C)700mW
Voltage Range on All Other Pins	Storage Temperature Range55°C to +150°C
Relative to GND0.5V to (V _{DD} + 0.5V)	Soldering TemperatureRefer to the IPC/JEDEC J-STD-020
	Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	•	•				
Digital Supply Voltage	V _{DD}		2.7		6.0	V
Card Voltage-Generator Supply Voltage	V _{DDA}	DS8313, DS8314	4.75		6.0	V
Reset Voltage Thresholds	V _{TH2}	Threshold voltage (falling)	2.35	2.45	2.65	V
neset voltage Tillesholds	V _{HYS2}	Hysteresis	50	100	150	mV
CURRENT CONSUMPTION	_					
Active V _{DD} Current 5V Cards (Including 80mA Draw from 5V Card)	I _{DD_50V}	I _{CC} = 80mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V		80.75	85	mA
Active V _{DD} Current 5V Cards (Current Consumed by DS8313/DS8314 Only)	I _{DD_IC}	I _{CC} = 80mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V (Note 2)		0.75	5	mA
Active V _{DD} Current 3V Cards (Including 65mA Draw from 3V Card)	I _{DD_30V}	I _{CC} = 65mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V		65.75	70	mA
Active V _{DD} Current 3V Cards (Current Consumed by DS8313/DS8314 Only)	I _{DD_IC}	I _{CC} = 65mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V (Note 2)		0.75	5	mA
Active V _{DD} Current 1.8V Cards (Including 30mA Draw from 1.8V Card)	I _{DD_18V}	I _{CC} = 30mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V		30.75	40	mA
Active V _{DD} Current 1.8V Cards (Current Consumed by DS8313/DS8314 Only)	I _{DD_IC}	I _{CC} = 30mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V (Note 2)		0.75	5	mA
Inactive-Mode Current	IDD	Card inactive, active-high PRES, DS8313/DS8314 not in stop mode		50	40	μA
Stop-Mode Current	IDD_STOP	DS8313/DS8314 in ultra-low-power stop mode (CMDVCC, 5V/3V, and 1_8V set to logic 1) (Note 3)		10		μA

RECOMMENDED DC OPERATING CONDITIONS (continued)

PARAI	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK SOURCE			ı				ı
Crystal Frequency	Crystal Frequency		External crystal (Note 1)	0		20	MHz
		fxTAL1	(Note 1)	0		20	MHz
XTAL1 Operating Co	nditions	VIL_XTAL1	Low-level input on XTAL1	-0.3		0.3 x V _{DD}	V
		VIH_XTAL1	High-level input on XTAL1	0.7 x V _{DD}		V _{DD} + 0.3	V
External Capacitance	e for Crystal	CXTAL1, CXTAL2				15	pF
Internal Oscillator		fINT		2.2	2.7	3.4	MHz
SHUTDOWN TEMPE	RATURE						
Shutdown Temperatu	ıre	T _{SD}			+150		°C
RST PIN							
Card-Inactive Mode	Output Low Voltage	VOL_RST1	I _{OL_RST} = 1mA	0		0.3	V
Card-mactive wode	Output Current	IOL_RST1	V _{OL_RST} = 0	0		-1	mA
	Output Low Voltage	VOL_RST2	I _{OL_RST} = 200µA	0		0.3	V
	Output High Voltage	VOH_RST2	I _{OH_RST} = -200μA	V _{CC} - 0.5		Vcc	V
Card-Active Mode	Rise Time	t _{R_RST}	C _L = 30pF (Note 1)			0.1	μs
	Fall Time	t _{F_RST}	C _L = 30pF (Note 1)			0.1	μs
	Current Limitation	IRST(LIMIT)		-20		+20	mA
	RSTIN to RST Delay	t _D (RSTIN-RST)				2	μs
CLK PIN							
Card-Inactive Mode	Output Low Voltage	Vol_CLK1	I _{OLCLK} = 1mA	0		0.3	V
Card-mactive wode	Output Current	IOL_CLK1	Volclk = 0	0		-1	mA
	Output Low Voltage	Vol_clk2	I _{OLCLK} = 200µA	0		0.3	V
	Output High Voltage	VOH_CLK2	I _{OHCLK} = -200µA	V _{CC} - 0.5		Vcc	V
	Rise Time	t _{R_CLK}	C _L = 30pF (Notes 1, 4)			8	ns
Card-Active Mode	Fall Time	tF_CLK	C _L = 30pF (Notes 1, 4)			8	ns
	Current Limitation	I _{CLK(LIMIT)}		-70		+70	mA
	Clock Frequency	fCLK	Operational	0		10	MHz
	Duty Factor	δ	$C_L = 30pF$	45		55	%
	Slew Rate	SR	C _L = 30pF (Note 1)	0.2			V/ns
VCC PIN	•	•	•	•			
Cord Inpoting Marie	Output Low Voltage	V _{CC1}	I _{CC} = 1mA	0		0.3	V
Card-Inactive Mode	Output Current	Icc1	$V_{CC} = 0$	0		-1	mA
		L	<u> </u>				

RECOMMENDED DC OPERATING CONDITIONS (continued)

PARAI	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
			DS8313: I _{CC(5V)} < 80mA, V _{DDA} = 4.75V (Note 1)	4.65	5	5.25		
			DS8313: I _{CC(5V)} < 65mA	4.75	5	5.25		
			DS8313: I _{CC(3V)} < 65mA	2.78	3	3.24		
			DS8313: I _{CC(1.8V)} < 30mA	1.64	1.8	1.98		
			DS8314: 65mA < I _{CC(5V)} < 80mA	4.55	5	5.25		
l			DS8314: I _{CC(5V)} < 65mA	4.75	5	5.25		
			DS8314: I _{CC(3V)} < 65mA	2.78	3	3.24		
	Output Low Voltage	V _{CC2}	DS8314: I _{CC(1.8V)} < 30mA	1.64	1.8	1.98	V	
Card-Active Mode			5V card; current pulses of 40nC with I < 200mA, t < 400ns, f < 20MHz	4.6		5.4		
			3V card; current pulses of 24nC with I < 200mA, t < 400ns, f < 20MHz	2.75		3.25		
			1.8V card; current pulses of 12nC with I < 200mA, t < 400ns, f < 20MHz	1.62		1.98		
		I _{CC2}	$V_{CC(5V)} = 0 \text{ to } 5V$		-80			
	Output Current		$V_{CC(3V)} = 0 \text{ to } 3V$			-65	mA	
			$V_{CC(1.8V)} = 0 \text{ to } 1.8V$			-30		
	Shutdown Current Threshold	ICC(SD)	ICC(SD) (Note 1)		120		mA	
	Slew Rate	VCCSR	Up/down; C < 300nF (Note 5)	0.05	0.16	0.22	V/µs	
DATA LINES (I/O AN	ID I/OIN)							
I/O ⇔ I/OIN Falling E	dge Delay	tD(IO-IOIN)	(Note 1)			200	ns	
Pullup Pulse Active	Time	t _{PU}	(Note 1)			100	ns	
Maximum Frequency	/	fIOMAX				1	MHz	
Input Capacitance		Cı				10	рF	
I/O PIN								
	Output Low Voltage	VOL_IO1	I _{OL_IO} = 1mA	0		0.3	V	
Card-Inactive Mode	Output Current	I _{OL_IO1}	V _{OL_IO} = 0	0		-1	mA	
oara mastivo mode	Internal Pullup Resistor	R _{PU_IO}	To V _{CC}	9	11	19	kΩ	
	Output Low Voltage	V _{OL_IO2}	I _{OL_IO} = 1mA	0		0.3	V	
	Output High	Voh_102	I _{OH_IO} = < -20μA	0.8 x V	cc	Vcc	V	
	Voltage	V UH_IU2	I _{OH_IO} = < -40μA (3V/5V)	0.75 x \	√cc	Vcc	, v	
Card-Active Mode	Output Rise/Fall Time	tOT	C _L = 30pF (Note 1)			0.1	μs	
	Input Low Voltage	V _{IL_IO}		-0.3		+0.8	V	
	Input High Voltage	VIH_IO		1.5		V_{CC}	,	

RECOMMENDED DC OPERATING CONDITIONS (continued)

PARA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	Input Low Current	I _{IL_IO}	V _{IL_IO} = 0			600	μΑ
	Input High Current	I _{IH} _IO	VIH_IO = VCC			20	μΑ
Card-Active Mode	Input Rise/Fall Time	t _{IT}				1.2	μs
	Current Limitation	I _{IO(LIMIT)}	$C_L = 30pF$	-15		+15	mA
	Current When Pullup Active	I _{PU}	C _L = 80pF, V _{OH} = 0.9 x V _{DD}	-1			mA
I/OIN PIN			•	•			•
Output Low Voltage		V _{OL}	I _{OL} = 1mA	0		0.3	V
Output High Voltage		V _{OH}	I _{OH} < -40μA	0.75 x V _{DD}		V _{DD} + 0.1	V
Output Rise/Fall Tim	ne	tor	C _L = 30pF, 10% to 90%			0.1	μs
Input Low Voltage		V _{IL}		-0.3		0.3 x V _{DD}	V
Input High Voltage		VIH		0.7 x V _{DD}		V _{DD} + 0.3	V
Input Low Current		I _{IL_IO}	V _{IL} = 0			600	μΑ
Input High Current		I _{IH} _IO	$V_{IH} = V_{DD}$			10	μΑ
Input Rise/Fall Time		t _{IT}	V _{IL} to V _{IH}			1.2	μs
Integrated Pullup Resistor		R _{PU}	Pullup to V _{DD}	9	11	13	kΩ
Current When Pullup	urrent When Pullup Active		$C_L = 30pF, V_{OH} = 0.9 \times V_{DD}$	-1			mA
CONTROL PINS (CL	.KDIV1, CLKDIV2, CMI	DVCC, RSTIN,	5V/ 3V , 1_8V)				
Input Low Voltage		VIL		-0.3		0.3 x V _{DD}	V
Input High Voltage		V _{IH}		0.7 x V _{DD}		V _{DD} + 0.3	٧
Input Low Current		I _{IL_IO}	0 < V _{IL} < V _{DD}			5	μΑ
Input High Current		lih_io	0 < V _{IH} < V _{DD}			5	μΑ
INTERRUPT OUTPU	JT PIN (OFF)						
Output Low Voltage		VoL	I _{OL} = 2mA	0		0.3	V
Output High Voltage		VoH	I _{OH} = -15μA	0.75 x V _{DD}			V
Integrated Pullup Re	esistor	Rpu	Pullup to V _{DD}	16	24	32	kΩ
PRES PIN			·				
Input Low Voltage		VIL_PRES				0.3 x V _{DD}	V
Input High Voltage		VIH_PRES		0.7 x V _{DD}			V
			•				

RECOMMENDED DC OPERATING CONDITIONS (continued)

		, ,					
PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Current		lil_pres	V _{IL_PRES} = 0			5	μΑ
Input High Current		I _{IH_PRES}	VIH_PRES = VDD			10	μΑ
TIMING							
Activation Time		tact		50		220	μs
Deactivation Time		t _{DEACT}		50	80	100	μs
CLK to Card Start	Window Start	t ₃		50		130	
Time	Window End	t ₅		140		220	μs
PRES Debounce Tim	ne	†DEBOUNCE		5 8 11		ms	

- **Note 1:** Operation guaranteed at -40°C and +85°C but not tested.
- Note 2: IDD IC measures the amount of current used by the DS8313 to provide the smart card current minus the load.
- Note 3: Stop mode is enabled by setting CMDVCC, 5V/3V, and 1_8V to a logic-high.
- **Note 4:** Parameters are guaranteed to meet all ISO 7816, GSM11-11, and EMV 2000 requirements. For the 1.8V card, the maximum rise and fall time is 10ns.
- Note 5: Parameter is guaranteed to meet all ISO 7816, GSM11-11, and EMV 2000 requirements. For the 1.8V card, the minimum slew rate is 0.05V/µs and the maximum slew rate is 0.5V/µs.

Pin Description

PIN	NAME	FUNCTION
1, 2	CLKDIV1, CLKDIV2	Clock Divider. Determines the divided-down input clock frequency (presented at XTAL1 or from a crystal at XTAL1 and XTAL2) on the CLK output pin. Dividers of 1, 2, 4, and 8 are available.
3	5V/3V	5V/3V Selection Pin. Allows selection of 5V or 3V for communication with an IC card. Logic-high selects 5V operation; logic-low selects 3V operation. The 1_8V pin overrides the setting on this pin if active. See Table 3 for a complete description of choosing card voltages.
4	1_8V	1.8V Operation Selection. Active-high selection for 1.8V smart card communication. An active-high signal on this pin overrides any setting on the 5V/3V pin.
5, 7, 8, 9, 12, 13, 27, 28	N.C.	No Connection/Don't Care. These pins are not bonded out.
6, 18	V _{DDA} (N.C.)	Analog (Smart Card) Supply. Connect to 5V power supply. Pin 18 is N.C. for the DS8314.
10	PRES	Card Presence Indicator. Active-high card presence input from the DS8313 to the microcontroller. When the presence indicator becomes active, a debounce timeout begins. After 8ms (typ), the OFF signal becomes active. A trim optim defines whether or not the part provides active-low presence detection.
11	I/O	Smart Card Data-Line Output. Card data communication line, contact C7.
14	CGND	Smart Card Ground
15	CLK	Smart Card Clock. Card clock, contact C3.
16	RST	Smart Card Reset. Card reset output from contact C2.
17	Vcc	Smart Card Supply Voltage. Decouple to CGND (card ground) with 2 x 100nF or 100 + 220nF capacitors (ESR < 100m Ω).
19	CMDVCC	Activation Sequence Initiate. Active-low input from host.
20	RSTIN	Card Reset Input. Reset input from the host.
21	V _{DD}	Supply Voltage
22	GND	Digital Ground
23	ŌFF	Status Output. Active-low interrupt output to the host. Includes a $24k\Omega$ integrated pullup resistor to V_{DD} .
24, 25	XTAL1, XTAL2	Crystal/Clock Input. Connect an input from an external clock to XTAL1 or connect a crystal across XTAL1 and XTAL2. For the low idle-mode current variant, an external clock must be driven on XTAL1.
26	I/OIN	I/O Input. Host-to-interface chip data I/O line.

Detailed Description

The DS8313 is an analog front-end for communicating with 1.8V, 3V, and 5V smart cards. It is a dual input-voltage device, requiring one supply to match that of a host microcontroller and a separate +5V supply for generating correct smart card supply voltages. The DS8313 translates all communication lines to the correct voltage level and provides power for smart card operation. It is a low-power device, consuming very lit-




Figure 1. Functional Diagram

tle current in active-mode operation (during a smart card communication session), and is suitable for use in battery-powered devices such as laptops and PDAs, consuming only 10nA in stop mode. The DS8313 is designed for applications that do not require communication using the C4 and C8 card contacts (AUX1 and AUX2). It is suitable for SIM/SAM interfacing, as well as for applications where only the I/O line is used to communicate with a smart card.

The DS8314 is nearly identical to the DS8313, but only uses one VDDA input; therefore, it has reduced capacity to deliver current to 5V smart cards. However, the DS8314 can drop into many existing TDA8024 applications with minimal or no hardware changes. See Figure 1 for a functional diagram.

Power Supply

The DS8313/DS8314 are dual-supply devices. The supply pins for the devices are VDD, GND, and VDDA. VDD should be in the 2.7V to 6.0V range, and is the supply for signals that interface with the host controller. It should, therefore, be the same supply as used by the host controller. All smart card contacts remain inactive during power-on or power-off. The internal circuits are kept in the reset state until VDD reaches VTH2 + VHYS2 and for the duration of the internal power-on reset pulse, tw. A deactivation sequence is executed when VDD falls below VTH2.

An internal regulator generates the 1.8V, 3V, or 5V card supply voltage (V_{CC}). The regulator should be supplied separately by V_{DDA} . V_{DDA} should be connected to a minimum 4.75V supply to provide the correct supply voltage for 5V smart cards.




Figure 2. Voltage Supervisor Behavior

Voltage Supervisor

The voltage supervisor monitors the V_{DD} supply. A 220µs reset pulse (tw) is used internally to keep the device inactive during power-on or power-off of the V_{DD} supply. See Figure 2.

The DS8313/DS8314 card interface remains inactive regardless of the levels on the command lines until duration tw after V_{DD} has reached a level higher than V_{TH2} + V_{HYS2}. When V_{DD} falls below V_{TH2}, the DS8313/DS8314 execute a card deactivation sequence if their card interface is active.

Clock Circuitry

The card clock signal (CLK) is derived from a clock signal input to XTAL1 or from a crystal operating at up to 20MHz connected between XTAL1 and XTAL2. The output clock frequency of CLK is selectable through inputs CLKDIV1 and CLKDIV2. The CLK signal frequency can be fxtal, fxtal/2, fxtal/4, or fxtal/8. See Table 1 for the frequency generated on the CLK signal given the inputs to CLKDIV1 and CLKDIV2.

Note that CLKDIV1 and CLKDIV2 must not be changed simultaneously; a delay of 10ns minimum between changes is needed. The minimum duration of any state of CLK is eight periods of XTAL1.

The frequency change is synchronous: during a transition of the clock divider, no pulse is shorter than 45% of the smallest period, and the first and last clock pulses about the instant of change have the correct width. When changing the frequency dynamically, the change is effective for only eight periods of XTAL1 after the command.

The f_{XTAL} duty factor depends on the input signal on XTAL1. To reach a 45% to 55% duty factor on CLK, XTAL1 should have a 48% to 52% duty factor with transition times less than 5% of the period.

With a crystal, the duty factor on CLK can be 45% to 55% depending on the circuit layout and on the crystal characteristics and frequency. In other cases, the duty factor on CLK is guaranteed between 45% and 55% of the clock period.

Table 1. Clock Frequency Selection

CLKDIV1	CLKDIV2	fCLK
0	0	f _{XTAL} /8
0	1	f _{XTAL} /4
1	1	f _{XTAL} /2
1	0	fxtal

I/O Transceivers

I/O and I/OIN are pulled high with an $11k\Omega$ resistor (I/O to V_{CC} and I/OIN to V_{DD}) in the inactive state. The first side of the transceiver to receive a falling edge becomes the master. When a falling edge is detected (and the master is decided), the detection of falling edges on the line of the other side is disabled; that side then becomes a slave. After a time delay tD(EDGE), an n transistor on the slave side is turned on, thus transmitting the logic 0 present on the master side.

When the master side asserts a logic 1, a p transistor on the slave side is activated during the time delay tpu and then both sides return to their inactive (pulled up) states. This active pullup provides fast low-to-high transitions. After the duration of tpu, the output voltage depends only on the internal pullup resistor and the load current. Current to and from the card I/O lines is limited internally to 15mA. The maximum frequency on these lines is 1MHz.

Inactive Mode

The DS8313/DS8314 power up with the card interface in the inactive mode. Minimal circuitry is active while waiting for the host to initiate a smart card session.

- All card contacts are inactive (approximately 200 $\!\Omega\!$ to GND).
- The I/OIN pin in the high-impedance state (11k Ω pullup resistor to V_{DD}).
- Voltage generators are stopped.
- XTAL oscillator is running (if included in the device).
- Voltage supervisor is active.
- The internal oscillator is running at its low frequency.

Activation Sequence

After power-on and the reset delay, the host microcontroller can monitor card presence with signals $\overline{\text{OFF}}$ and $\overline{\text{CMDVCC}}$, as shown in Table 2.

Table 2. Card Presence Indication

OFF	CMDVCC	STATUS	
High	High	Card present.	
Low	High	Card not present.	

If the card is in the reader (if PRES is active), the host microcontroller can begin an activation sequence (start a card session) by pulling $\overline{\text{CMDVCC}}$ low. The following events form an activation sequence (Figure 3):

- 1) CMDVCC is pulled low.
- 2) The internal oscillator changes to high frequency (t₀).
- 3) The voltage generator is started (between to and t1).
- 4) V_{CC} rises from 0 to 5V, 3V, or 1.8V with a controlled slope ($t_2 = t_1 + 1.5 \times T$). T is 64 times the internal oscillator period (approximately 25µs).
- 5) I/O pin is enabled ($t_3 = t_1 + 4T$) (they were previously pulled low).
- 6) The CLK signal is applied to the C3 contact (t₄).
- 7) RST is enabled ($t_5 = t_1 + 7T$).

To apply the clock to the card interface:

1) Set RSTIN high.

- 2) Set CMDVCC low.
- 3) Set RSTIN low between t₃ and t₅; CLK will now start.
- RST stays low until t₅, then RST becomes the copy of RSTIN.
- 5) RSTIN has no further effect on CLK after t5.

If the applied clock is not needed, set $\overline{\text{CMDVCC}}$ low with RSTIN low. In this case, CLK starts at t3 (minimum 200ns after the transition on I/O, see Figure 4); after t5, RSTIN can be set high to obtain an answer to request (ATR) from an inserted smart card. Do not perform activation with RSTIN held permanently high.

Active Mode

When the activation sequence is completed, the card interface is in active mode. The host microcontroller and the smart card exchange data on the I/O lines.




Figure 3. Activation Sequence Using RSTIN and CMDVCC




Figure 4. Activation Sequence at t3




Figure 5. Deactivation Sequence

Deactivation Sequence

When a session is completed, the host microcontroller sets the $\overline{\text{CMDVCC}}$ line high to execute an automatic deactivation sequence and returns the card interface to the inactive mode (Figure 5).

- 1) RST goes low (t₁₀).
- 2) CLK is held low ($t_{12} = t_{10} + 0.5 \times T$) where T is 64 times the period of the internal oscillator (approximately 25 μ s).
- 3) I/O pin is pulled low $(t_{13} = t_{10} + T)$.
- 4) VCC starts to fall $(t_{14} = t_{10} + 1.5 \times T)$.
- 5) When V_{CC} reaches its inactive state, the deactivation sequence is complete (at t_{DE}).
- 6) All card contacts become low impedance to GND; I/OIN remains at V_{DD} (pulled up through an 11k Ω resistor).
- 7) The internal oscillator returns to its lower frequency.

Vcc Generator

The VCC generator has a capacity to supply up to 80mA continuously at 5V, 65mA at 3V, and 30mA at 1.8V. An internal overload detector triggers at approximately 120mA. Current samples to the detector are filtered. This allows spurious current pulses (with a duration of a few μs) up to 200mA to be drawn without causing deactivation. The average current must stay below the specified maximum current value. To maintain VCC voltage accuracy, a 100nF capacitor (with an ESR < 100m Ω) should be connected to CGND and placed near the VCC pin, and a 100nF or 220nF capacitor (220nF is the best choice) with the same ESR should be connected to CGND and placed near the smart card reader's C1 contact.

Fault Detection

The following fault conditions are monitored:

- Short-circuit or high current on VCC
- Removal of a card during a transaction
- V_{DD} dropping
- Card voltage generator operating out of the specified values (VDDA too low or current consumption too high)
- Overheating

There are two different cases (Figure 6):

- CMDVCC High Outside a Card Session. Output OFF is low if a card is not in the card reader and high if a card is in the reader. The V_{DD} supply is monitored—a decrease in input voltage generates an internal power-on reset pulse but does not affect the OFF signal. Short-circuit and temperature detection is disabled because the card is not powered up.
- CMDVCC Low Within a Card Session. Output OFF goes low when a fault condition is detected, and an emergency deactivation is performed automatically (Figure 7). When the system controller resets CMDVCC to high, it may sense the OFF level again after completing the deactivation sequence. This distinguishes between a card extraction and a hardware problem (OFF goes high again if a card is present). Depending on the connector's card-present switch (normally closed or normally open) and the mechanical characteristics of the switch, bouncing can occur on the PRES signals at card insertion or withdrawal.

The DS8313/DS8314 have a debounce feature with an 8ms typical duration (Figure 6). When a card is inserted, output OFF goes high after the debounce time delay. When the card is extracted, an automatic deactivation sequence of the card is performed on the first true/false transition on PRES and output OFF goes low.




Figure 6. Behavior of PRES, OFF, CMDVCC, and VCC




Figure 7. Emergency Deactivation Sequence (Card Extraction)

Stop Mode (Low-Power Mode)

A low-power state, stop mode, can be entered by forcing the CMDVCC, 5V/3V, and 1_8V input pins to a logic-high state. Stop mode can only be entered when the smart card interface is inactive. In stop mode, all internal analog circuits are disabled. The OFF pin follows the status of the PRES pin. To exit stop mode, change the state of one or more of the three control

pins to a logic-low. An internal 220µs (typ) power-up delay and the 8ms PRES debounce delay are in effect and $\overline{\text{OFF}}$ is asserted to allow the internal circuitry to stabilize. This prevents smart card access from occurring after leaving the stop mode. Figure 8 shows the control sequence for entering and exiting stop mode. Note that an in-progress deactivation sequence always finishes before the DS8313/DS8314 enter low-power stop mode.




Figure 8. Stop-Mode Sequence

Smart Card Power Select

The DS8313/DS8314 support three smart card V_{CC} voltages: 1.8V, 3V, and 5V. The power select is controlled by the 1_8V and $5V/\overline{3V}$ signals as shown in Table 3. The 1_8V signal has priority over $5V/\overline{3V}$. When 1_8V is asserted high, 1.8V is applied to V_{CC} when the smart card is active. When 1_8V is deasserted, $5V/\overline{3V}$ dictates V_{CC} power range. V_{CC} is 5V if $5V/\overline{3V}$ is asserted to a logic-high state, and V_{CC} is 3V if $5V/\overline{3V}$ is pulled

to a logic-low state. Care must be exercised when switching from one V_{CC} power selection to the other. If both 1_8V and $5V/\overline{3V}$ are high with \overline{CMDVCC} high at the same time, the DS8313/DS8314 enter stop mode. To avoid accidental entry into stop mode, the state of 1_8V and $5V/\overline{3V}$ must not be changed simultaneously. A minimum delay of 100ns should be observed between changing the states of 1_8V and $5V/\overline{3V}$. See Figure 9 for the recommended sequence of changing the V_{CC} range.

Table 3. VCC Select and Operation Mode

1_8V	5V/3V	CMDVCC	V _{CC} SELECT (V)	CARD INTERFACE STATUS
0	0	0	3	Activated
0	0	1	3	Inactivated
0	1	0	5	Activated
0	1	1	5	Inactivated
1	0	0	1.8	Activated
1	0	1	1.8	Inactivated
1	1	0	1.8	Reserved (Activated)
1	1	1	1.8	Not Applicable—Stop Mode




Figure 9. Smart Card Power Select

Applications Information

Performance can be affected by the layout of the application. For example, an additional cross-capacitance of 1pF between card reader contacts C2 (RST) and C3 (CLK) or C2 (RST) and C7 (I/O) can cause contact C2 to be polluted with high-frequency noise from C3 (or C7). In this case, include a 100pF capacitor between contacts C2 and CGND.

Application recommendations include the following:

- Ensure there is ample ground area around the DS8313/DS8314 and the connector; place the DS8313/DS8314 very near to the connector; decouple the V_{DD} and V_{DDA} lines separately. These lines are best positioned under the connector.
- The device and the host microcontroller must use the same V_{DD} supply. Pins CLKDIV1, CLKDIV2, RSTIN, PRES, I/OIN, 5V/3V, 1_8V, CMDVCC, and OFF are referenced to V_{DD}; if pin XTAL1 is to be

- driven by an external clock, also reference this pin to V_{DD} .
- Trace C3 (CLK) should be placed as far as possible from the other traces.
- The trace connecting CGND to C5 (GND) should be straight (the two capacitors on C1 (V_{CC}) should be connected to this ground trace).
- Avoid ground loops between CGND and GND.
- Decouple V_{DDA} and V_{DD} separately. If two supplies are the same in the application, they should be connected in a star on the main trace

With all these layout precautions, noise should be kept to an acceptable level and jitter on C3 (CLK) should be less than 100ps. Reference layouts are available on request.

Technical Support

For technical support, go to https://support.maxim-ic.com/micro.

Selector Guide


PART	LOW STOP-MODE POWER	LOW ACTIVE- MODE POWER	PRES POLARITY	V _{DDA} INPUTS	PIN-PACKAGE
DS8313 -RRX+	Yes	Yes	Positive	2	28 SO
DS8313L-RRX+*	Yes	Yes	Negative	2	28 SO
DS8314 -RRX+*	Yes	Yes	Positive	1	28 SO
DS8314L-RRX+*	Yes	Yes	Negative	1	28 SO

Note: Contact the factory for availability of other variants and package options.


⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}Future product—contact factory for availability.

Typical Application Circuit



Pin Configuration



Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	
28 SO	W28+1	21-0042	

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/09	Initial release.	_
-1	5/09	Removed the TSSOP package variant from the General Description, Ordering Information, Selector Guide, and Package Information sections.	1, 16, 17
ı		Changed "(IEC)" in the <i>Features</i> section to "(HBM)" for the "±8kV (min) ESD (HBM) Protection on Card Interfaces" bullet.	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.