

Technical documentation

INSTRUMENTS

[ADC3221](https://www.ti.com/product/ADC3221), [ADC3222,](https://www.ti.com/product/ADC3222) [ADC3223](https://www.ti.com/product/ADC3223), [ADC3224](https://www.ti.com/product/ADC3224) [SBAS672E](https://www.ti.com/lit/pdf/SBAS672) – JULY 2014 – REVISED JUNE 2022

ADC322x

Dual-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converters

1 Features

Dual channel

TEXAS

- 12-Bit resolution
- Single supply: 1.8 V
- Serial LVDS interface (SLVDS)
- Flexible input clock buffer with divide-by-1, -2, -4
- $SNR = 70.2$ dBFS, SFDR = 87 dBc at f_{IN} = 70 MHz
- Ultra-low power consumption:
	- 116 mW/Ch at 125 MSPS
- Channel isolation: 105 dB
- Internal dither and chopper
- Support for multi-chip synchronization
- Pin-to-pin compatible with 14-Bit version
- Package: VQFN-48 (7 mm × 7 mm)

2 Applications

- [Multi-carrier, multi-mode cellular base stations](http://www.ti.com/solution/small-cell-base-station)
- [Radar and smart antenna arrays](http://www.ti.com/solution/aircraft_radar)
- [Munitions guidance](http://www.ti.com/solution/smart_munitions_seeker_front_end)
- [Motor control feedback](http://www.ti.com/applications/industrial/motor-drives/overview.html)
- [Network and vector analyzers](http://www.ti.com/solution/network-analyzers)
- Communications test equipment
- Nondestructive testing
- **[Microwave receivers](http://www.ti.com/rf-microwave/overview.html)**
- Software-defined radios (SDRs)
- Quadrature and diversity radio receivers
- [Handheld radio and instrumentation](http://www.ti.com/applications/personal-electronics/overview.html)

3 Description

The ADC322x are a high-linearity, ultra-low power, dual-channel, 12-bit, 25-MSPS to 125-MSPS, analogto-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design and the SYSREF input enables complete system synchronization. The ADC322x family supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. Optionally, a one-wire serial LVDS interface is available. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(SNR = 70.6 dBFS, SFDR = 100 dBc)

Table of Contents

4 Revision History

Changes from Revision A (March 2015) to Revision B (March 2016)

Device Comparison Table

5 Pin Configuration and Functions

Figure 5-1. RGZ Package, 48-Pin VQFN (Top View)

Table 5-1. Pin Functions

4 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* Copyright © 2022 Texas Instruments Incorporated

Table 5-1. Pin Functions (continued)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions(2)

over operating free-air temperature range (unless otherwise noted)

(1) With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 500 MSPS.

(2) To reset the device for the first time after power-up, only use the RESET pin; see the *[Section 8.5.1.1](#page-51-0)* section.

(3) See [Table 8-1](#page-47-0) for details.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](https://www.ti.com/lit/pdf/spra953)* application report.

6.5 Electrical Characteristics: General

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

(1) Crosstalk is measured with a –1-dBFS input signal on one channel and no input on the other channel.

6.6 Electrical Characteristics: ADC3221, ADC3222

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

6.7 Electrical Characteristics: ADC3223, ADC3224

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

6.8 AC Performance: ADC3221

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

6.8 AC Performance: ADC3221 (continued)

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

(1) Reported from a 1-MHz offset.

6.9 AC Performance: ADC3222

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

6.9 AC Performance: ADC3222 (continued)

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

(1) Reported from a 1-MHz offset.

6.10 AC Performance: ADC3223

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

6.10 AC Performance: ADC3223 (continued)

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

(1) Reported from a 1-MHz offset.

6.11 AC Performance: ADC3224

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

6.11 AC Performance: ADC3224 (continued)

At maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and –1-dBFS differential input. Typical values are specified at an ambient temperature of 25°C. Minimum and maximum values are specified over an ambient temperature range of –40°C to +85°C (unless otherwise noted).

(1) Reported from a 1-MHz offset.

6.12 Digital Characteristics

the dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1; AVDD = DVDD = 1.8 V, and –1-dBFS differential input (unless otherwise noted)

(1) SEN has an internal 150-kΩ pull-up resistor to AVDD. SPI pins (SEN, SCLK, SDATA) can be driven by 1.8-V or 3.3-V CMOS buffers. SYSREF is internally biased to 0.9 V.

6.13 Timing Requirements: General

typical values are at $T_A = 25^{\circ}$ C, AVDD = DVDD = 1.8 V, and -1-dBFS differential input (unless otherwise noted); minimum and maximum values are across the full temperature range: $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$

(1) Overall latency = ADC latency + t_{PDI} (see [Figure 7-4](#page-42-0))

6.14 Timing Requirements: LVDS Output

typical values are at T_A = 25°C, AVDD = DVDD = 1.8 V, and -1 -dBFS differential input, 6x serialization (2-wire mode), C_{LOAD} = 3.3 pF⁽²⁾, and R_{LOAD} = 100 Ω⁽³⁾ (unless otherwise noted); minimum and maximum values are across the full temperature range: $T_{\text{MIN}} = -40^{\circ} \text{C}$ to $T_{\text{MAX}} = 85^{\circ} \text{C}^{(4)}$ (1)

(1) Timing parameters are specified by design and characterization and are not tested in production.

 (C) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.

 (3) R_{LOAD} is the differential load resistance between the LVDS output pair.

(4) Measurements are done with a transmission line of a 100-Ω characteristic impedance between the device and load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(5) Data valid refers to a logic high of 100 mV and a logic low of –100 mV.

Table 6-1. LVDS Timing at Lower Sampling Frequencies: 6X Serialization (2-Wire Mode)

Table 6-2. LVDS Timings at Lower Sampling Frequencies: 12X Serialization (1-Wire Mode)

6.15 Typical Characteristics: ADC3221

Typical values are at $T_A = 25^{\circ}$ C, ADC sampling rate = 25 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

20 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* Copyright © 2022 Texas Instruments Incorporated

6.16 Typical Characteristics: ADC3222

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* 25

Typical values are at T_A = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

26 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* Copyright © 2022 Texas Instruments Incorporated

6.17 Typical Characteristics: ADC3223

6.18 Typical Characteristics: ADC3224

Typical values are at $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* 35

Typical values are at $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

36 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* Copyright © 2022 Texas Instruments Incorporated

6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at T_A = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at T_A = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

6.19 Typical Characteristics: Common

Typical values are at $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when chopper is enabled (unless otherwise noted).

6.20 Typical Characteristics: Contour

Typical values are at $T_A = 25^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = 1.8 V, DVDD = 1.8 V, –1-dBFS differential input, 2-V_{PP} full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from f_S / 2 when is chopper enabled (unless otherwise noted).

Figure 6-126. Spurious-Free Dynamic Range (SFDR)

7 Parameter Measurement Information

7.1 Timing Diagrams

Figure 7-1. Serial LVDS Output Voltage Levels

A. Overall latency = data latency + t_{PDI} .

8 Detailed Description

8.1 Overview

The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization by resetting the clock divider. The ADC322x family supports serial LVDS interface in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 14-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Analog Inputs

The ADC322x analog signal inputs are designed to be driven differentially. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM – 0.5 V), resulting in a 2-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 540 MHz (50- Ω source driving a 50- Ω termination between INP and INM).

8.3.2 Clock Input

The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95 V using internal 5-kΩ resistors. The self-bias clock inputs of the ADC322x can be driven by the transformercoupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in Figure 8-1, Figure 8-2, and Figure 8-3. See [Figure 8-4](#page-45-0) for details regarding the internal clock buffer.

 R_T = termination resistor, if necessary.

Figure 8-2. LVDS Clock Driving Circuit

Figure 8-3. LVPECL Clock Driving Circuit

 C_{EO} is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

Figure 8-4. Internal Clock Buffer

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-μF capacitor, as shown in Figure 8-5. However, for best performance the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.

Figure 8-5. Single-Ended Clock Driving Circuit

8.3.2.1 Using the SYSREF Input

The ADC344x has a SYSREF input pin that can be used when the clock-divider feature is used. A logic low-to-high transition on the SYSREF pin aligns the falling edge of the divided clock with the next falling edge of the input clock, essentially resetting the phase of the divided clock, as shown in Figure 8-6. When multiple ADC344x devices are onboard and the clock divider option is used, the phase of the divided clock among the devices may not be the same. The phase of the divided clock in each device can be synchronized to the common sampling clock by using the SYSREF pins. SYSREF can applied as mono-shot or periodic waveform. When applied as periodic waveform, its period must be integer multiple of period of the divided clock. When not used, the SYSREFP and SYSREFM pins can be connected to AVDD and GND, respectively. Alternatively, the SYSREF buffer inside the device can be powered down using the PDN SYSREF register bit.

Figure 8-6. Using SYSREF for Synchronization

8.3.2.2 SNR and Clock Jitter

The signal-to-noise ratio of the ADC is limited by three different factors, as shown in Equation 1. Quantization noise (typically 74 dB for a 12-bit ADC) and thermal noise limit SNR at low input frequencies, and clock jitter sets SNR for higher input frequencies.

$$
SNR_{ADC}[dBc] = -20 \cdot \log \sqrt{10^{-\frac{SNR_{Quantization}}{20}}}^{\frac{SNR_{Quantization}}{20}} + \left(10^{-\frac{SNR_{Thermal_Noise}}{20}}\right)^{2} + \left(10^{-\frac{SNR_{Jitter}}{20}}\right)^{2}}
$$
(1)

The SNR limitation resulting from sample clock jitter can be calculated with Equation 2.

$$
SNRJitter[dBc] = -20·log(2\pi \cdot f_{in} \cdot t_{Jitter})
$$
\n(2)

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (130 fs for the device), which is set by the noise of the clock input buffer, and the external clock. T_{Jitter} can be calculated with Equation 3.

$$
t_{\text{Jitter}} = \sqrt{\left(t_{\text{Jitter,Ext.Clock_Input}}\right)^2 + \left(t_{\text{Aperture}_\text{ADC}}\right)^2}
$$
\n(3)

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as bandpass filters at the clock input and a faster clock slew rate improves ADC aperture jitter. The devices have a typical thermal noise of 73.5 dBFS and an internal aperture jitter of 130 fs. The SNR, depending on the amount of external jitter for different input frequencies. Figure 8-7 shows SNR (from 1 MHz offset leaving the 1/f flicker noise) for different jitter of clock driver.

Figure 8-7. SNR vs Frequency for Different Clock Jitter

8.3.3 Digital Output Interface

The devices offer two different output format options, thus making interfacing to a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC) easy. Each option can be easily programmed using the serial interface, as shown in Table 8-1. The output interface options are:

- One-wire, 1X frame clock, 12X serialization with the DDR bit clock and
- Two-wire, 1X frame clock, 6X serialization with the DDR bit clock.

(1) Use the LOW SPEED ENABLE register bits for low speed operation; see [Table 8-20.](#page-59-0)

8.3.3.1 One-Wire Interface: 12X Serialization

In this interface option, the device outputs the data of each ADC serially on a single LVDS pair (one-wire). The data are available at the rising and falling edges of the bit clock (DDR bit clock). The ADC outputs a new word at the rising edge of every frame clock, starting with the MSB. The data rate is a 12X sample frequency (12X serialization).

8.3.3.2 Two-Wire Interface: 6X Serialization

The two-wire interface is recommended for sampling frequencies above 65 MSPS. The output data rate is a 6X sample frequency because six data bits are output every clock cycle on each differential pair. Each ADC sample is sent over the two wires with the six MSBs on Dx1P, Dx1M and the six LSBs on Dx0P, Dx0M, as shown in Figure 8-8.

Figure 8-8. Output Timing Diagram

8.4 Device Functional Modes

8.4.1 Input Clock Divider

The devices are equipped with an internal divider on the clock input. The clock divider allows operation with a faster input clock, thus simplifying the system clock distribution design. The clock divider can be bypassed for operation with a 125-MHz clock; the divide-by-2 option supports a maximum input clock of 250 MHz and the divide-by-4 option provides a maximum input clock frequency of 500 MHz.

8.4.2 Chopper Functionality

The devices are equipped with an internal chopper front-end. Enabling the chopper function swaps the ADC noise spectrum by shifting the 1/f noise from dc to f_S / 2. Figure 8-9 shows the noise spectrum with the chopper off and Figure 8-10 shows the noise spectrum with the chopper on. This function is especially useful in applications requiring good ac performance at low input frequencies or in dc-coupled applications. The chopper can be enabled via SPI register writes and is recommended for input frequencies below 30 MHz. The chopper function creates a spur at f_S / 2 that must be filtered out digitally.

8.4.3 Power-Down Control

The power-down functions of the ADC322x can be controlled either through the parallel control pin (PDN) or through an SPI register setting (see [register 15h](#page-60-0)). The PDN pin can also be configured via the SPI to a global power-down or standby functionality, as shown in Table 8-2.

8.4.3.1 Improving Wake-Up Time From Global Power-Down

The device has an internal low-pass filter in the sampling clock path. This low-pass filter helps improve the aperture jitter of the device. However, in applications where input frequencies are < 200 MHz, noise from the aperture jitter does not dominate the overall SNR of the device. In such applications, the wake-up time from a global power-down can be reduced by bypassing the low-pass filter using the DIS CLK FILT register bit (write 80h to register address 70Ah). As shown in Table 8-3, setting the DIS CLK FILT bit improves the wake-up time from a global power-down from 85 µs to 55 µs.

Table 8-3. Wake-Up Time From Global Power-Down

8.4.4 Internal Dither Algorithm

The ADC322x use an internal dither algorithm to achieve high SFDR and a clean spectrum. However, the dither algorithm marginally degrades SNR, creating a trade-off between SNR and SFDR. If desired, the dither algorithm can be turned off by using the DIS DITH CHx registers bits. Figure 8-11 and Figure 8-12 show the effect of using dither algorithms.

8.5 Programming

The ADC322x can be configured using a serial programming interface, as described in this section.

8.5.1 Serial Interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data SDATA are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* 51

8.5.1.1 Register Initialization

After power-up, the internal registers **must be** initialized to their default values through a hardware reset by applying a high pulse on the RESET pin (of durations greater than 10 ns), as shown in Figure 8-13. If required, the serial interface registers can be cleared during operation either:

- 1. Through a hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

8.5.1.1.1 Serial Register Write

The device internal register can be programmed with these steps:

- 1. Drive the SEN pin low,
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address),
- 3. Set bit A14 in the address field to 1,
- 4. Initiate a serial interface cycle by specifying the address of the register (A13 to A0) whose content must be written, and
- 5. Write the 8-bit data that are latched in on the SCLK rising edge.

Figure 8-13 and Table 8-4 show the timing requirements for the serial register write operation.

Figure 8-13. Serial Register Write Timing Diagram

(1) Typical values are at 25°C, full temperature range is from $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, and AVDD = DVDD = 1.8 V, unless otherwise noted.

RESET

 \mathcal{S}

8.5.1.1.2 Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back using the SDOUT pin. This readback mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. The procedure to read the contents of the serial registers is as follows:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers.
- 3. Set bit A14 in the address field to 1.
- 4. Initiate a serial interface cycle specifying the address of the register (A[13:0]) whose content must be read.
- 5. The device outputs the contents (D[7:0]) of the selected register on the SDOUT pin.
- 6. The external controller can latch the contents at the SCLK rising edge.
- 7. To enable register writes, reset the R/W register bit to 0.

When READOUT is disabled, the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. Figure 8-14 shows a timing diagram of the serial register read operation. Data appear on the SDOUT pin at the SCLK falling edge with an approximate delay ($t_{SD-DEIAY}$) of 20 ns, as shown in Figure 8-15.

Figure 8-14. Serial Register Read Timing Diagram

Figure 8-15. SDOUT Timing Diagram

8.5.2 Register Initialization through SPI

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 8-16 and Table 8-5.

Figure 8-16. Initialization of Serial Registers after Power-Up

Table 8-5. Power-Up Timing

If required, the serial interface registers may be cleared during operation either:

- 1. Through hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) to high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

8.6 Register Maps

8.6.1 Summary of Special Mode Registers

Table 8-7 lists the location, value, and functions of special mode registers in the device.

Table 8-7. Special Modes Summary

8.6.2 Serial Register Description

8.6.2.1 Register 01h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-8. Register 01h Description

8.6.2.2 Register 03h

Figure 8-18. Register 03h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

8.6.2.3 Register 04h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-10. Register 04h Description

8.6.2.4 Register 05h

Figure 8-20. Register 05h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-11. Register 05h Description

8.6.2.5 Register 06h

Figure 8-21. Register 06h 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 TEST PATTERN EN RESET W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h W-0h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-12. Register 06h Description

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* 57

8.6.2.6 Register 07h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-13. Register 07h Description

8.6.2.7 Register 09h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-14. Register 09h Description

8.6.2.8 Register 0Ah

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-15. Register 0Ah Description

8.6.2.9 Register 0Bh

Figure 8-25. Register 0Bh

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

8.6.2.10 Register 0Eh

Figure 8-26. Register 0Eh

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

8.6.2.11 Register 0Fh

Figure 8-27. Register 0Fh

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-18. Register 0Fh Description

8.6.2.12 Register 13h

Figure 8-28. Register 13h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-19. Register 13h Description

Table 8-20. LOW SPEED ENABLE Register Bit Settings Across f^S

8.6.2.13 Register 15h

Figure 8-29. Register 15h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-21. Register 15h Description

8.6.2.14 Register 25h

Figure 8-30. Register 25h

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

Table 8-22. Register 25h Description

Table 8-23. LVDS Output Swing

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* 61

8.6.2.15 Register 27h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-24. Register 27h Description

8.6.2.16 Register 41Dh

Figure 8-32. Register 41Dh

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-25. Register 41Dh Description

8.6.2.17 Register 422h

Figure 8-33. Register 422h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-26. Register 422h Description

8.6.2.18 Register 434h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

8.6.2.19 Register 439h

Figure 8-35. Register 439h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-28. Register 439h Description

8.6.2.20 Register 51Dh

Figure 8-36. Register 51Dh

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

8.6.2.21 Register 522h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-30. Register 522h Description

8.6.2.22 Register 534h

Figure 8-38. Register 534h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-31. Register 534h Description

8.6.2.23 Register 539h

Figure 8-39. Register 539h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-32. Register 539h Description

64 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS672E&partnum=ADC3221)* Copyright © 2022 Texas Instruments Incorporated

Table 8-32. Register 539h Description (continued)

8.6.2.24 Register 608h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-33. Register 608h Description

8.6.2.25 Register 70Ah

Figure 8-41. Register 70Ah

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-34. Register 70Ah Description

9 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 250 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing the dc-driving circuits, the ADC input impedance must be considered. Figure 9-1 and Figure 9-2 show the impedance $(Z_{in} = R_{in} || C_{in})$ across the ADC input pins.

9.2 Typical Applications

9.2.1 Driving Circuit Design: Low Input Frequencies

Figure 9-3. Driving Circuit for Low Input Frequencies

9.2.1.1 Design Requirements

For optimum performance, the analog inputs must be driven differentially. An optional 5-Ω to 15-Ω resistor in series with each input pin can be kept to damp out ringing caused by package parasitic. The drive circuit may have to be designed to minimize the affect of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

9.2.1.2 Detailed Design Procedure

A typical application involving using two back-to-back coupled transformers is shown in Figure 9-3. This circuit is optimized for low input frequencies. An external R-C-R filter using 50-Ω resistors and a 22-pF capacitor is used with the series inductor (39 nH); this combination helps absorb the sampling glitches.

To improve phase and amplitude balance of first transformer, the termination resistors can be split between two transformers. For example, 25-Ω to 25-Ω termination across the secondary winding of the second transformer can be changed to 50-Ω to 50-Ω termination and another 50-Ω to 50-Ω resistor can be placed inside the dashed box between the transformers in Figure 9-3.

9.2.1.3 Application Curve

Figure 9-4 shows the performance obtained by using the circuit shown in Figure 9-3.

Figure 9-4. Performance FFT at 10 MHz (Low Input Frequency)

9.2.2 Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz

9.2.2.1 Design Requirements

See the *[Section 9.2.1.1](#page-66-0)* section for further details.

9.2.2.2 Detailed Design Procedure

When input frequencies are between 100 MHz to 230 MHz, an R-LC-R circuit can be used to optimize performance, as shown in Figure 9-5.

9.2.2.3 Application Curve

Figure 9-6 shows the performance obtained by using the circuit shown in Figure 9-5.

Figure 9-6. Performance FFT at 170 MHz (Mid Input Frequency)

9.2.3 Driving Circuit Design: Input Frequencies Greater than 230 MHz

9.2.3.1 Design Requirements

See the *[Section 9.2.1.1](#page-66-0)* section for further details.

9.2.3.2 Detailed Design Procedure

For high input frequencies (> 230 MHz), using the R-C-R or R-LC-R circuit does not show significant improvement in performance. However, a series resistance of 10 Ω can be used as shown in Figure 9-7.

9.2.3.3 Application Curve

Figure 9-8 shows the performance obtained by using the circuit shown in Figure 9-7.

Figure 9-8. Performance FFT at 450 MHz (High Input Frequency)

9.3 Power Supply Recommendations

The device requires a 1.8-V nominal supply for AVDD and DVDD. There are no specific sequence power-supply requirements during device power-up. AVDD and DVDD can power up in any order.

9.4 Layout

9.4.1 Layout Guidelines

The ADC322x EVM layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 9-9. Some important points to remember during laying out the board are:

- 1. Analog inputs are located on opposite sides of the device pin out to make sure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pin out in opposite directions, as shown in the reference layout of Figure 9-9 as much as possible.
- 2. In the device pin out, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 9-9 as much as possible.
- 3. Keep digital outputs away from analog inputs. When these digital outputs exit the pin out, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from digital outputs to analog inputs and degrade performance. All digital output traces to the receiver (such as an FPGA or an ASIC) must be matched in length to avoid skew among outputs.
- 4. At each power-supply pin (AVDD and DVDD), a 0.1-µF decoupling capacitor must be kept close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-µF, 1-µF, and 0.1-µF capacitors can be kept close to the supply source.

9.4.2 Layout Example

Figure 9-9. Typical Layout of the ADC322x Board

10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

10.3 Trademarks

PowerPAD™ is a trademark of Texas Instruments, Inc. TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

*All dimensions are nominal

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com

PACKAGE MATERIALS INFORMATION

www.ti.com 16-May-2022

*All dimensions are nominal

GENERIC PACKAGE VIEW

RGZ 48 VQFN - 1 mm max height

7 x 7, 0.5 mm pitch PLASTIC QUADFLAT PACK- NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A

PACKAGE OUTLINE

RGZ0048D VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGZ0048D VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGZ0048D VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated