ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

2Mb Ultra-Low Power Asynchronous CMOS SRAM
256K × 8 bit

Overview

The N02L83W2A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 262,144 words by 8 bits. The device is designed and fabricated using ON Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable ($\overline{CE1}$ and CE2) controls and output enable ($\overline{OE}$) to allow for easy memory expansion. The N02L83W2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40^{o}C to +85^{o}C and is available in JEDEC standard packages compatible with other standard 256Kb x 8 SRAMs

Features

- **Single Wide Power Supply Range**
  2.3 to 3.6 Volts
- **Very low standby current**
  2.0μA at 3.0V (Typical)
- **Very low operating current**
  2.0mA at 3.0V and 1μs (Typical)
- **Very low Page Mode operating current**
  0.8mA at 3.0V and 1μs (Typical)
- **Simple memory control**
  Dual Chip Enables ($\overline{CE1}$ and CE2)
  Output Enable ($\overline{OE}$) for memory expansion
- **Low voltage data retention**
  Vcc = 1.8V
- **Very fast output enable access time**
  30ns $\overline{OE}$ access time
- **Automatic power down to standby mode**
- **TTL compatible three-state output driver**

Product Family

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I_{SB}), Typical	Operating Current (Icc), Typical
N02L83W2AT	32 - TSOP I	-40^{o}C to +85^{o}C	2.3V - 3.6V	55ns @ 2.7V 70ns @ 2.3V	2 μA	2 mA @ 1MHz
N02L83W2AN	32 - STSOP I					
N02L83W2AT2	32 - TSOP I Green					
N02L83W2AN2	32 - STSOP I Green					

Pin Configuration

N02L83W2A STSOP-I, TSOP-I

Pin				Pin
A11	1		32	$\overline{OE}$
A9	2		31	A10
A8	3		30	$\overline{CE1}$
A13	4		29	I/O7
$\overline{WE}$	5		28	I/O6
CE2	6		27	I/O5
A15	7		26	I/O4
V_{CC}	8		25	I/O3
A17	9		24	V_{SS}
A16	10		23	I/O2
A14	11		22	I/O1
A12	12		21	I/O0
A7	13		20	A0
A6	14		19	A1
A5	15		18	A2
A4	16		17	A3

Pin Descriptions

Pin Name	Pin Function
A_0-A_{17}	Address Inputs
$\overline{WE}$	Write Enable Input
$\overline{CE1}$, CE2	Chip Enable Input
$\overline{OE}$	Output Enable Input
I/O_0-I/O_7	Data Inputs/Outputs
V_{CC}	Power
V_{SS}	Ground

N02L83W2A

Functional Block Diagram

Functional Description

$\overline{CE1}$	CE2	$\overline{WE}$	$\overline{OE}$	I/O$_0$ - I/O$_7$	MODE	POWER
H	X	X	X	High Z	Standby[1]	Standby
X	L	X	X	High Z	Standby[1]	Standby
L	H	L	X[2]	Data In	Write[2]	Active
L	H	H	L	Data Out	Read	Active
L	H	H	H	High Z	Active	Active

1. When the device is in standby mode, control inputs ($\overline{WE}$ and $\overline{OE}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

2. When $\overline{WE}$ is invoked, the $\overline{OE}$ input is internally disabled and has no effect on the circuit.

Capacitance[1]

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF
I/O Capacitance	$C_{I/O}$	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

N02L83W2A

Absolute Maximum Ratings[1]

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	$V_{IN,OUT}$	−0.3 to V_{CC}+0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	−0.3 to 4.5	V
Power Dissipation	P_D	500	mW
Storage Temperature	T_{STG}	−40 to 125	^{o}C
Operating Temperature	T_A	-40 to +85	^{o}C
Soldering Temperature and Time	T_{SOLDER}	260^{o}C, 10sec	^{o}C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

| Item	Symbol	Test Conditions	Min.	Typ[1]	Max	Unit
Supply Voltage	V_{CC}		2.3	3.0	3.6	V
Data Retention Voltage	V_{DR}	Chip Disabled[3]	1.8			V
Input High Voltage	V_{IH}		1.8		V_{CC}+0.3	V
Input Low Voltage	V_{IL}		−0.3		0.6	V
Output High Voltage	V_{OH}	I_{OH} = 0.2mA	V_{CC}−0.2			V
Output Low Voltage	V_{OL}	I_{OL} = -0.2mA			0.2	V
Input Leakage Current	I_{LI}	V_{IN} = 0 to V_{CC}			0.5	μA
Output Leakage Current	I_{LO}	$\overline{OE}$ = V_{IH} or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time[2]	I_{CC1}	V_{CC}=3.6 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		2.0	4.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time[2]	I_{CC2}	V_{CC}=3.6 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		12.0	16.0	mA
Page Mode Operating Supply Current @ 70 ns Cycle Time[2] (Refer to Power Savings with Page Mode Operation diagram)	I_{CC3}	V_{CC}=3.6 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		4.0		mA
Read/Write Quiescent Operating Supply Current[3]	I_{CC4}	V_{CC}=3.6 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0			3.0	mA
Maximum Standby Current[3]	I_{SB1}	V_{IN} = V_{CC} or 0V Chip Disabled t_A= 85^{o}C, V_{CC} = 3.6 V		2.0	20.0	μA
Maximum Data Retention Current[3]	I_{DR}	V_{CC} = 1.8V, V_{IN} = V_{CC} or 0 Chip Disabled, t_A= 85^{o}C			10.0	μA

1. Typical values are measured at Vcc=Vcc Typ., T_A=25°C and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{CE1}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

N02L83W2A

Power Savings with Page Mode Operation ($\overline{\text{WE}}$ = V_{IH})

Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 8-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

N02L83W2A

Timing Test Conditions

Item	
Input Pulse Level	$0.1 V_{CC}$ to $0.9\ V_{CC}$
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	$0.5\ V_{CC}$
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C

Timing

Item	Symbol	2.3 - 3.6 V		2.7 - 3.6 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	70		55		ns
Address Access Time	t_{AA}		70		55	ns
Chip Enable to Valid Output	t_{CO}		70		55	ns
Output Enable to Valid Output	t_{OE}		35		30	ns
Chip Enable to Low-Z output	t_{LZ}	10		10		ns
Output Enable to Low-Z Output	t_{OLZ}	5		5		ns
Chip Disable to High-Z Output	t_{HZ}	0	20	0	15	ns
Output Disable to High-Z Output	t_{OHZ}	0	20	0	15	ns
Output Hold from Address Change	t_{OH}	10		10		ns
Write Cycle Time	t_{WC}	70		55		ns
Chip Enable to End of Write	t_{CW}	50		45		ns
Address Valid to End of Write	t_{AW}	50		45		ns
Write Pulse Width	t_{WP}	40		35		ns
Address Setup Time	t_{AS}	0		0		ns
Write Recovery Time	t_{WR}	0		0		ns
Write to High-Z Output	t_{WHZ}		20		15	ns
Data to Write Time Overlap	t_{DW}	40		35		ns
Data Hold from Write Time	t_{DH}	0		0		ns
End Write to Low-Z Output	t_{OW}	5		5		ns

N02L83W2A

Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}$, $\overline{WE} = CE2 = V_{IH}$)


## Timing Waveform of Read Cycle ($\overline{WE}=V_{IH}$)

N02L83W2A

Timing Waveform of Write Cycle ($\overline{WE}$ control)

Timing Waveform of Write Cycle ($\overline{CE1}$ Control)

32-Lead TSOP-I Package (T32)

18.40±0.10

0.50mm REF

8.0±0.10

0.27
0.17

20.0±0.20

SEE DETAIL B

DETAIL B

1.10±0.15

0.20
0.00

0.80mm REF

0º-8º

Note:
1. All dimensions in millimeters
2. Package dimensions exclude molding flash

N02L83W2A

11.80±0.10

0.50mm REF

8.0±0.10

0.27
0.17

13.40±0.20

SEE DETAIL B

DETAIL B

1.10±0.15

0°-8°

0.20
0.00

0.80mm REF

Note:
1. All dimensions in millimeters
2. Package dimensions exclude molding flash

Ordering Information

Part Number	Package	Shipping Method
N02L83W2AT5I	Leaded 32-TSOP I	Tray
N02L83W2AT25I	Green 32-TSOP I (RoHS Compliant)	Tray
N02L83W2AN5I	Leaded 32-sTSOP I	Tray
N02L83W2AN25I	Green 32-sTSOP I (RoHS Compliant)	Tray
N02L83W2AT5IT	Leaded 32-TSOP I	Tape & Reel
N02L83W2AT25IT	Green 32-TSOP I (RoHS Compliant)	Tape & Reel
N02L83W2AN5IT	Leaded 32-sTSOP I	Tape & Reel
N02L83W2AN25IT	Green 32-sTSOP I (RoHS Compliant)	Tape & Reel

Revision History

Revision #	Date	Change Description
A	Jan 2001	Initial Advance Release
B	Mar 2001	Added Table 3: Capacitance. Revised quiescent operating current, changed pin 31 to CE1, modified table 1 and figure 2, other minor edits
C	Dec. 2001	Part number change from EM256L08, modified Overview and Features, added Page Mode Operation diagram and Package diagram, revised Operating Characteristics table, Functional Description table, Timing diagrams, and Ordering Information diagram
D	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
E	Oct. 2004	Added Green Package Option
F	Dec. 2005	RoHS Compliant added onto Green packages
G	September 2006	Converted to AMI Semiconductor
8	July 2008	Converted to ON Semiconductor and new part numbers

PUBLICATION ORDERING INFORMATION