

# 1 to 1 DisplayPort<sup>TM</sup> ReDriver<sup>TM</sup>

#### **Features**


- DisplayPort<sup>™</sup> 1.1a operation at reduced bit rate (1.62Gbps) and high bit rate (2.7Gbps)
- Jitter elimination circuits automatically adjust link via training path
  - Pre-Emphasis, and output swing
- Can support all 4 levels of output swing and 4 levels output pre-emphasis, as specified in the DisplayPort 1.1a spec.
- AUX interception circuit only listens to the link training, but does not affect link training
- Low insertion loss across the AUX signal path (0.35dB @1Mbps)
- Output can support dual mode DP by providing DDC signals across the AUX sink pins
  - Using Cable Detect pin from DP connector (pin 13),
     the switch can toggle between DP and TMDS mode.
- Automatic power down state when HPD signal is LOW
- Enters low power mode when no data signal is present
- Dual power supply (1.5V and 3.3V)
- · 2KV HBM ESD protection
- 50 ohm output termination can be turned off when port is off
  - Port is turned off automatically when not needed
- Package (Pb-Free & Green available)
  - 36-pin TQFN (ZF)

## **Description**


The PI2EQXDP101-A is a one Input and one Output DisplayPort<sup>TM</sup> ReDriver<sup>TM</sup> that support a maximum data rate of 2.7 Gbps through each channel, which results in a total of 10.8Gbps through-put.

Output Level Swing and Output Pre-emphasis and number of active lanes are controlled by decoding the AUX command during link initialization. Also, utilizing the HPD signals from each DisplayPort port, the PI2EQXDP101-A can automatically enter power down state. Or, if the graphics driver is off and has no output signal, Pericom's PI2EQXDP101-A can automatically enter low power mode, even if an active monitor is attached.

## **Block Diagram**



# Pin Diagram (Top-side View)



10-0194 1 P-0.3 07/09/10



			1
	1		
<del>Pin Description</del>	1		
Pin #	Name	I/O	Description
33	AUX_SRC+	I/O	Aux positive channel on source side
32	AUX_SRC-	I/O	Aux negative channel on source side
12	CAD	Output	Cable Detect to source
14	CAD Sink	Input	Cable Detect from DP connector, with 200K-Ohm pull-down.
34	DDC SCL	I/O	I <sup>2</sup> C SCL clock on source side
31	DDC_SCL/AUX+	I/O	Aux channel positive when configured as DP mode, I <sup>2</sup> C SCL clock when configured as TMDS mode
35	DDC_SDA	I/O	I <sup>2</sup> C SDA data on source side
30	DDC_SDA/AUX-	I/O	Aux channel negative when configured as DP mode, I <sup>2</sup> C SDA data when configured as TMDS mode
8, 18, 24, Center	GND	Power	Ground
Pad	GND	Power	Ground
15	HPD_Sink	Input	Hot Plug detect from sink side, with 200K-Ohm pull-down.
13	HPDSRC	Output	Hot Plug detect to source
1	IN0+	T	
2	IN0-	Input	Lane 0 data input, differential pair
3	IN1+	Input	Lane 1 data input, differential pair
4	IN1-	Imput	Lane I data input, differential pair
6	IN2+	Input	Lane 2 data input, differential pair
7	IN2-	Input	Euro 2 data input, differential pair
9	IN3+	Input	Lane 3 data input, differential pair
10	IN3-	F	
16	NC	-	No Connect
28	OUT0+	Output	Lane 0 data output, differential pair
27	OUT0-		
26 25	OUT1+	Output	Lane 1 data output, differential pair
	OUT1-		
2 <u>3</u> 22	OUT2+ OUT2-	Output	Lane 2 data output, differential pair
20	OUT3+		
19	OUT3-	Output	Lane 3 data output, differential pair
5, 11, 17, 21, 29	VDD15	Power	Power Supply, $1.5V \pm 5\%$
36	VDD33	Power	Power Supply, $3.3V \pm 5\%$

10-0194 2 P-0.3 07/09/10



# **AUX listener Register Assignment**

AUX command are stored interpreted and stored in the registers, ReDriver will then be re-configured by default. Registers do not have a power-on default state.

Address	Name	Description	Access
00100h	Link initialization field AUX	LINK_BW_SET: Main Link Bandwidth Setting = Value x 0.27 Gbps per lane Bits 7:0 = LINK_BW_SET For DisplayPort version 1, revision 1a, only two values are supported. All other values are reserved. 06h = 1.62 Gbps per lane 0Ah = 2.7 Gbps per lane Source may choose either of the two link bandwidth as long as it does not exceed the capability of DisplayPort receiver as indicated in the receiver capability field.	R/W
00101h	Link initialization field	LANE_COUNT_SET Bits3:0 = LANE_COUNT_SET 1h = One lane 2h = Two lanes 4h = Four lanes For one-lane configuration, Lane0 is used. For 2-lane configuration, Lane0 and Lane1 are used. Bits7:4 = RESERVED. Read all 0's.	R/W
00103h	DPCD Lane 0 status	TRAINING_LANEO_SET Link Training Control_Lane0 Bits1:0 = DRIVE_CURRENT_SET 00 - Training Pattern 1 w/ level 0 01 - Training Pattern 1 w/ level 1 10 - Training Pattern 1 w/ level 2 11 - Training Pattern 1 w/ level 3 Bit2 = MAX_CURRENT_REACHED Set to 1 when the maximum driven current setting is reached. Note: Support of programmable drive current is optional. For example if there is only 1 level, then program Bits2:0 to 100 to indicate to the receiver that Level 1 is the maximum drive current. Support of independent drive current controlfor each lane is also optional. Bit4:3 = PRE-EMPHASIS_SET 00 = Training Pattern 2 w/o pre-emphasis 01 = Training Pattern 2 w/ pre-emphasis level 1 10 = Training Pattern 2 w/ pre-emphasis level 2 11 = Training Pattern 2 w/ pre-emphasis level 3 Bit5 = MAX_PRE-EMPHASIS_REACHED	R/W
00104h	DPCD Lane 1 status	Lane setting for lane 1. The definition is the same as lane 0	R/W
00105h	DPCD Lane 2 status	Lane setting for lane 2. The definition is the same as lane 0	R/W
00106h	DPCD Lane 3 status	Lane setting for lane 3. The definition is the same as lane 0	R/W



## **AUX** listener specification


DP AUX command interpreter will support Native AUX CH Syntax. Mapping of I<sup>2</sup>C onto AUX CH Syntax is not supported.

AUX command interpreter monitor AUX channel from requester and replier for transactions and stored AUX command from requester and reply command from replier that are related to the link settings.

The data from the following addresses will be extracted and stored into internal registers for controlling the ReDriver signal level, lane count and pre-emphasis setting.

```
00101h LANE_COUNT_SET
00103h TRAINING_LANE0_SET
00104h TRAINING_LANE1_SET
00105h TRAINING_LANE2_SET
00106h TRAINING_LANE3_SET
```

## **Application Diagram**



10-0194 4 P-0.3 07/09/10



Maximum Ratings (Above which useful life may be impaired. For u	user guidelines, not tested.)
Storage Temperature	
Supply Voltage to Ground Potential  DC SIG Voltage	
Current Output	-25mA to +25mA

### Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Tempe	erature	0 to +85°C tended period	ls may affec	t reliabilit	.y.	
			_			
C Flectrical (	 Characteristics (V <sub>DD</sub> 33 = 3.3V =	  -1% Vpp 5 =   5V +5% T <sub>4</sub>	 ≡0°C to :	 85°C\		
Power Supply Ch	\	1.5 v ±5/0, 1 <sub>A</sub>	0 0 10	15 ()		
Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
I <sub>ACTIVE_VDD15</sub>	Current into V <sub>DD</sub> 15 when active	4-lanes operating at 2.7Gbps	171111.	150	250	mA
I <sub>STANDBY VDD15</sub>	Current into V <sub>DD</sub> 15 when standby	4-lanes operating at 2.7 dops		130	110	mA
I <sub>ACTIVE_VDD33</sub>	Current into V <sub>DD</sub> 33 when active	4-lanes operating at 2.7Gbps		0.1	1.0	mA
ISTANDBY_VDD33	Current into V <sub>DD</sub> 33 when standby	The special sp		1	0.1	mA
P <sub>ACTIVE</sub>	Total active power	4-lane, operating 2.7Gbps			400	mW
P <sub>standby</sub>	Total standby power	rane, operating 2.7 dops			20	mW
1 standby	Total standby power				20	111 ۷۷
					Τ	
					1	+
HPD SRC, HPD	\$ink , CAD, CAD Sink, Pin Charax	teristics	+		<u> </u>	+
Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
VIH	LVTTL input high voltage		2	1		V
VIL	LVTTL input low voltage	_			0.8	V
IIH	Input High-level current	<u> </u>		43	80	uA
IIL	Input Low-level current			6	20	uA
VOH	LVTTL high level output voltage	IOH=-8mA	2.4			V
VOL	LVTTL low level output voltage	IOL= 8mA			0.4	V
	1					
	C_SCL/AUX+, DDC_SDA/AUX– pin	1 "	1 - 1			
Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit
IIH	Input High-level current			43	80	uA
IIL	Input Low-level current			6	20	uA
AUX_SRC±, DD	C_SCL/AUX+, DDC_SDA/AUX– pin	s (When configured as AUX± pin	s)		1	
Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit
<del>IIII</del>	Input High-level current			43	80	uA
IIL 10-0194	Input Low-level current	5		6	$2^{P_{0}^{-0.3}}$	uA 07/09



AUX Channe	l Electrical Specifications					
Symbol	Parameter	Conditions	Min	Nom	Max	Units
$V_{\rm I}$	AUX Unit Interval	1Mbps including overhead of Mancester II coding	0.4	0.5	0.6	μS
Pre-charge	Number of pre-charge	Each pulse is a '0' in Manchester	10		16	
pulses	pulses	II code.				
Sync Pulses	Number of sync pulses			16	+	1
V <sub>AUX-DIFFp-p</sub>	AUX Peak-to-peak Voltage at a receiving Device	V <sub>AUX</sub> -DIFF <sub>p</sub> -p = 2* V <sub>AUX</sub> + - V <sub>AUX</sub> -	0.32		1.36	V
AUX <sub>ATTEN</sub>	AUX attenuation	with 100-Ohm termination		1.5	2.0	dB
V <sub>AUXP-DC</sub>	AUX+ DC Voltage Range		0		2.0	V
V <sub>AUXN-DC</sub>	AUX-DC Voltage Range		1.3		3.3	
I <sub>AUX</sub> SHORT	AUX Short Circuit Current				90	mA



	er (Main RX) Specifications					
Symbol	Parameters	Comments	Min.	Typ.	Max.	Units
Ul High Rate	Unit Interval for high bit	Range is nominal +/-350ppm		370		l ne
OI_IIIgii_Kate	rate (2.7 Gbps / lane)	DisplayPort link RX does not		370		ps
UI_Low_Rate	Unit Interval for low bit	require local crystal for link clock		617		ļ.,
UI_LOW_Rate	rate (1.62 Gbps / lane)	generation.		017		ps
V <sub>RX-DIFFp-p-HR</sub>	Differential Peak-to-peak Input Voltage at RX package pins	For High Bit Rate. Informative.	120		1500	mV
	Maximum time between					
T <sub>RX-EYE-MEDI-</sub>	the jitter median and		1			
AN-to-	maximum deviation from				0.265	UI
MAX-ITTER_CHIP	the median at Rx package					
	pins					
Tay ave assay	Minimum Receiver Eye Width	Note 1	0.25			- UI
T <sub>RX-EYE_CONN</sub>	at R <sub>X</sub> -side connector pins	Note 1	0.23			01
T <sub>RX-EYE_CHIP</sub>	Minimum Receiver Eye Width at R <sub>X</sub> package pins	Note 1	0.22			UI
	Maximum time between the					
T <sub>RX-EYE-MEDI-</sub>	jitter median and maximum		+	+	<u> </u>	
AN-to-	deviation from the median at $R_X$	Note 1			0.39	UI
MAX-JITTER_CHIP			+	+		-
	pins		ļ			ļ
V <sub>RX-DC-CM</sub>	R <sub>X</sub> DC Common Mode Voltage	Common mode voltage is equal to Vbias_Rx voltage	0		2.0	V
$Z_{RX-DC}$	DC Input Resistance		45	50	55	
	Differential Return Loss at	Straight loss line between 0.675	1,2			15
	0.675GHz at R <sub>X</sub> package pins	GHz and 1.35 GHz	12			dB
RL <sub>RX-DIFF</sub>	Differential Return Loss at 1.35GHz at R <sub>X</sub> package pins	Straight loss line between 0.675 GHz and 1.35 GHz	9			dB
L <sub>RX-SKEW</sub> - INTER_PAIR	Lane-to-Lane Output Skew at R <sub>X</sub> package pins	Maximum skew limit between different RX lanes of a DisplayPort link.			5200	ps
L <sub>RX-SKEW</sub> - INTRA_PAIR High- Bit-Rate	Lane Intra-pair Output Skew at R <sub>X</sub> package pins	For High Bit Rate Maximum skew limit between D+ and D- of the same lane.			100	ps
L <sub>RX-SKEW-</sub>	I ane Intra-nair Outnut Skew at	For Reduced Bit Rate				

INTRA\_PAIR\_Reduced-Bit-Rate

Lane Intra-pair Output Skew at R<sub>X</sub> package pins

Maximum skew limit between D+ and D- of the same lane.

300

ps

### Note:

1. For Reduced Bit Rate (1- TRX-EYE\_CONN) specifies the allowable TJ. TRX-EYE-MEDIAN-to-MAX-JITTER specifies the total allowable DJ

10-0194 7 P-0.3 07/09/10



# Main Link Transmitter (Main TX) Specifications

Symbol	Parameters	Comments	Min.	Тур.	Max.	Units
UI_High_Rate	Unit Interval for high bit rate (2.7 Gbps / lane)	High limit = +300ppm		370		ps
UI_Low_Rate	Unit Interval for low bit rate (1.62 Gbps / lane)	Low limit = -5300ppm		617		ps
V <sub>TX-DIFFp-p</sub>	Differential Peak-to-peak Output Voltage	HBR, VDD15 = 1.5V Voltage level 1 Voltage level 2 Voltage level 3 Voltage level 4	340 340 510 690 1020	400 600 800 1200	1380 460 680 920 1380	mV
V <sub>TX-PREEMP-</sub> RATIO	Output Pre-emphasis ratio	HBR, VDD15 = 1.5V No pre-emphasis 3.5 dB pre-emphasis 6.0 dB pre-emphasis 9.5 dB pre-emphasis	0.0 0.0 2.8 4.8 7.6	0.0 3.5 6.0 9.5	11.4 0.0 4.2 7.2 11.4	dB
T <sub>TX-EYE_CHIP</sub> _High_Rate	Minimum TX Eye Width at Tx package pins	For High Bit Rate	0.726			UI
T <sub>TX-EYE-</sub> MEDIAN-to-MAX- JITTER_CHIP_ High_Rate	Maximum time between the jitter median and maximum deviation from the median at Tx package pins	For High Bit Rate			0.137	UI
T <sub>TX-EYE_CHIP</sub> _Low_Rate	Minimum TX Eye Width at Tx package pins	For Reduced Bit Rate	0.82			UI
T <sub>TX-EYE</sub> - MEDIAN-to-MAX- JITTER_CHIP_ Low_Rate	Minimum TX Eye Width at Tx package pins	For Reduced Bit Rate			0.09	UI
T <sub>TX</sub> -RISE_CHIP, T <sub>TX</sub> -FALL_CHIP	D+/D- TX Output Rise/Fall Time at Tx package pins	At 20%-to-80%	50		130	ps
V <sub>TX-DC-CM</sub>	TX DC Common Mode Voltage	Common mode voltage is equal to Vbias_Tx voltage shown in Differential Waveform	0		1.5	V
V <sub>TX-AC-CM</sub>	TX AC Common Mode Voltage	Measured at 1.62 GHz and 2.7 GHz (if supported), within the frequency tolerance range. Time-domain measurement using a spectrum analyzer.			20	mV
I <sub>TX-SHORT</sub>	TX Short Circuit Current Limit	Total drive current of the transmitter when it is shorted to its ground.			50	mA
D	Differential Return Loss at 0.675GHz at TX package pins	Straight loss line between 0.675 GHz and 1.35 GHz	12			dB
R <sub>LTX-DIFF</sub>	Differential Return Loss at 1.35GHz at TX package pins	Straight loss line between 0.675 GHz and 1.35 GHz	9			dB

(Continued)

10-0194 8 P-0.3 07/09/10




Symbol	Parameters	Comments	Min.	Typ.	Max.	Units
L <sub>TX-SKEWIN-</sub> TER_PAIR	Lane-to-Lane Output Skew at Tx package pins				2	UI
L <sub>TX-SKEWIN-</sub> TRA_PAIR	Lane Intra-pair Output Skew at Tx package pins				20	ps
T <sub>TX-RISE_FALL</sub> _MISMATCH _CHIPDIFF	Lane Intra-pair Rise-fall Time Mismatch at Tx package pins.	Informative. D+ rise to D- fall mismatch and D+ fall to D- rise mismatch.			5	%
$C_{TX}$	AC Coupling Capacitor	All DisplayPort Main Link lanes as well as AUX CH must be AC coupled. AC coupling capacitors must be placed on the transmitter side. Placement of AC coupling capacitors the receiver side is optional.	75		200	nF
J <sub>TOTAL</sub>	Total Output Jitter				0.32	UIp-p

### **Notes:**


- 1. Refer to Pre-emphasis waveform. For embedded connection, support of programmable voltage swing levels is optional.
- 2. Refer to Pre-emphasis waveform for definition of differential voltage. Support of no preemphasis, 3.5 dB and 6.0 dB pre-emphasis is required. Support of 9.5 dB level is optional. For embedded connection, support of programmable preemphasis levels is optional.

10-0194 9 P-0.3 07/09/10







Definition of Differential Voltage and Differential Voltage Peak-to-Peak




**Definition of Pre-emphasis** 




Output Waveform (400mV, 0dB pre-emphasis)



Output Waveform (400mV, 6dB pre-emphasis)




Output Eye Diagram (2.7Gbps, 400mV)



Output Eye Diagram (2.7Gbps, 1200mV)

10-0194 10 P-0.3 07/09/10





DESCRIPTION: 36-contact, Very Thin Fine Pitch Quad Flat No-Lead (TQFN) PACKAGE CODE: ZF (ZF36)

DOCUMENT CONTROL #: PD-2023 REVISION: C

Î		

### Ordering Information

Ordering CodePackage CodePackage DescriptionPI2EQXDP101-AZFEZF36-Contact, Pb-Free & Green (TQFN)

#### **Notes:**

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X suffix = Tape/Reel

10-0194 11 P-0.3 07/09/10