SN54LVT162244A, SN74LVT162244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS718D-JUNE 2000-REVISED DECEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™
 Family
- Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54LVT162244A... WD PACKAGE SN74LVT162244A... DGG, DGV, OR DL PACKAGE (TOP VIEW)

		\neg	
1 <u>0E</u> [1	48	2 <u>0E</u>
1Y1 [2	47] 1A1
1Y2 [3	46] 1A2
GND [4	45	GND
1Y3 🛚	5	44] 1A3
1Y4 🛚	6	43] 1A4
V _{CC}	7	42] v _{cc}
2Y1 🛚	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3 🛚	11	38	2A3
2Y4	12	37	2A4
3Y1 🛚	13	36	3A1
3Y2	14	35	3A2
GND [15	34	GND
3Y3 🛚	16	33	3A3
3Y4 🛚	17	32	3A4
Vcc	18	31	V _{cc}
4Y1 🛚	19	30	4A1
4Y2 🛚	20	29	4A2
GND	21	28	GND
4Y3 🛚	22	27	4A3
4Y4 [23	26] 4A4
4 <u>0E</u> [24	25	3 <u>OE</u>

DESCRIPTION/ORDERING INFORMATION

The 'LVT162244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCBS718D-JUNE 2000-REVISED DECEMBER 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)


ORDERING INFORMATION

T _A	PACKA	.GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Reel of 1000	SN74LVT162244AGRDR	LZ244A
	FBGA – ZRD (Pb-free)	Reel of 1000	SN74LVT162244AZRDR	LZZ44A
		Tube of 25	SN74LVT162244ADL	
	SSOP – DL	Tube of 25	SN74LVT162244ADLG4	LVT162244A
	330P - DL	Reel of 1000	SN74LVT162244ADLR	LV1162244A
-40°C to 85°C		Reel of 1000	74LVT162244ADLRG4	
-40°C 10 85°C	TSSOP – DGG	Reel of 2000	SN74LVT162244ADGGR	LVT162244A
	1330F – DGG	Reel of 2000	74LVT162244ADGGRE4	LV1102244A
	TVSOP – DGV	Reel of 2000	SN74LVT162244ADGVR	LZ244A
	1 V SOP – DG V	Reel of 2000	74LVT162244ADGVRE4	LZZ44A
	VFBGA – GQL	Dool of 1000	SN74LVT162244AGQLR	LZ244A
	VFBGA – ZQL	Reel of 1000	SN74LVT162244AZQLR	LZZ44A
–55°C to 125°C	CFP – WD	Tube	SNJ544LVT162244AWD ⁽²⁾	SNJ54LVT162244AWD

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product preview

GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	2 OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 OE	NC	NC	NC	NC	3 OE

(1) NC - No internal connection



SN54LVT162244A, SN74LVT162244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS718D-JUNE 2000-REVISED DECEMBER 2006

GRD OR ZRD PACKAGE (TOP VIEW)

1 2 3 4 5 6 000000 Α 000000 В 000000 С 000000 D 000000 Е 000000 F 000000 G 000000 н 000000

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 OE	2 OE	NC	1A1
В	1Y3	1Y2	NC	NC	1A2	1A3
С	2Y1	1Y4	V _{CC}	V _{CC}	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
E	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V _{CC}	V _{CC}	3A4	4A1
Н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 OE	3 OE	NC	4A4

(1) NC - No internal connection


FUNCTION TABLE (each 4-bit buffer/driver)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z



23 4Y4

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

2A4 37



SCBS718D-JUNE 2000-REVISED DECEMBER 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V_{CC}	Supply voltage range	$\begin{array}{c} \text{roltage range}^{(2)} \\ \text{e range applied to any output in the high-impedance or power-off state}^{(2)} \\ \text{e range applied to any output in the high state}^{(2)} \\ \text{it into any output in the low state} \\ \text{it into any output in the high state}^{(3)} \\ \text{elamp current} \\ \text{t clamp current} \\ \text{t clamp current} \\ \hline \begin{array}{c} V_{\text{I}} < 0 \\ \\ V_{\text{O}} < 0 \\ \\ \hline \text{DGC package} \\ \hline \text{DGV package} \\ \hline \end{array}$					
V_{I}	Input voltage range (2)		-0.5	7	V		
Vo	Voltage range applied to any output in the high-ir	nge applied to any output in the high-impedance or power-off state ⁽²⁾ nge applied to any output in the high state ⁽²⁾ o any output in the low state o any output in the high state ⁽³⁾					
Vo	Voltage range applied to any output in the high s	age range $^{(2)}$ ange applied to any output in the high-impedance or power-off state $^{(2)}$ ange applied to any output in the high state $^{(2)}$ to any output in the low state to any output in the high state $^{(3)}$ app current $V_1 < 0$ $V_0 <$		V _{CC} + 0.5	V		
Io	Current into any output in the low state			30	mA		
Io	Current into any output in the high state (3)			30	mA		
I _{IK}	Input clamp current	V _I < 0		-50	mA		
I _{OK}	Output clamp current	V _O < 0		-50	mA		
		DGG package		70			
		DGV package		58			
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W		
		GQL/ZQL package		42			
		GRD/ZRD package		36			
T _{stg}	Storage temperature range		-65	150	°C		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This current flows only when the output is in the high state and V_O > V_{CC}.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			SN54LVT162	244A ⁽²⁾	SN74LVT1	62244A	UNIT
			MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-12		-12	mA
I _{OL}	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product preview

SN54LVT162244A, SN74LVT162244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS718D-JUNE 2000-REVISED DECEMBER 2006



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST O	ONDITIONS	SN54I	LVT162244	1A ⁽¹⁾	SN74	LVT16224	14A	LINUT
	PARAMETER	IESI C	ONDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
V_{OH}		$V_{CC} = 3 V$,	$I_{OH} = -12 \text{ mA}$	2						V
V_{OL}		$V_{CC} = 3 V$,	I _{OL} = 12 mA			0.8			0.8	V
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	^
l _l	Data innuta	V 2.6.V	$V_I = V_{CC}$			1			1	μΑ
	Data inputs	$V_{CC} = 3.6 \text{ V}$	V _I = 0			- 5			-5	
I _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V						±100	μΑ
I _{OZH}	I	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			5			5	μΑ
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μΑ
I _{OZP}	PU	$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, V_{CC}$	= 0.5 V to 3 V,			±100 ⁽³⁾			±100	μΑ
I _{OZP}	PD.	$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{CC}	= 0.5 V to 3 V,			±100 ⁽³⁾			±100	μΑ
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
I_{CC}		$I_{\Omega}=0$	Outputs low			5			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
Δl _{CC}	(4)	V _{CC} = 3 V to 3.6 V, 0 V, Other inputs at V ₀	One input at V _{CC} – 0.6 _{CC} or GND			0.2			0.2	mA
Ci		V _I = 3 V or 0			4			4		pF
Co		$V_O = 3 \text{ V or } 0$			9			9		pF

⁽¹⁾ Product preview

All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVT162244A ⁽¹⁾				SN74LVT162244A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.5	V_{CC} = 3.3 V \pm 0.3 V		V _{CC} = 2.7 V		$V_{CC} = 3.3 ^{\circ}$ $\pm 0.3 ^{\circ}$		V V _{CC} =		UNIT
	(01)		MIN	MAX	MIN	MAX	MIN	TYP ⁽²	MAX	MIN	MAX	
t _{PLH}	۸	V	1.1	4.6		5.1	1.4	3.4	4		4.8	
t _{PHL}	Α	Y	1.1	3.9		4.5	1.2	2.9	3.6		4.1	ns I
t _{PZH}	ŌĒ	Υ	1.1	5.4		6.7	1.2	3.9	5.1		6.5	no
t _{PZL}	OE	ľ	1.3	4.9		6.1	1.4	3.8	4.5		5.8	ns
t _{PHZ}	ŌĒ	V	1.6	5.9		6.5	2.2	4.4	5		5.4	
t _{PLZ}	OE	Y	1	5.9		5.8	2	4.2	5		5.4	ns
t _{sk(LH)}									0.5			no
t _{sk(HL)}									0.5			ns

(1) Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVT162244ADGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162244A	Samples
SN74LVT162244ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162244A	Samples
SN74LVT162244ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LZ244A	Samples
SN74LVT162244ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162244A	Samples
SN74LVT162244ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162244A	Samples
SN74LVT162244AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LZ244A	Samples
SN74LVT162244AZRDR	ACTIVE	BGA MICROSTAR JUNIOR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LZ244A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

17-Mar-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT162244ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVT162244ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVT162244AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVT162244AZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

www.ti.com 12-Feb-2019




*All dimensions are nominal

All differsions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT162244ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVT162244ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVT162244AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	350.0	350.0	43.0
SN74LVT162244AZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	350.0	350.0	43.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated