### Features

- Industry-standard Architecture
  - Low-cost, Easy-to-use Software Tools
- High-speed, Electrically Erasable Programmable Logic Devices - 5 ns Maximum Pin-to-pin Delay
- CMOS- and TTL-compatible Inputs and Outputs
  - Latch Feature Holds Inputs to Previous Logic States
- Pin-controlled Standby Power (10 µA Typical)
- Advanced Flash Technology
  - Reprogrammable
  - 100% Tested
- High-reliability CMOS Process
  - 20-year Data Retention
  - 100 Erase/Write Cycles
  - 2,000V ESD Protection
  - 200 mA Latch-up Immunity
- Dual Inline and Surface Mount Packages in Standard Pinouts
- PCI-compliant
- True Input Transition Detection "Z" and "QZ" Version
- Green Package Options (Pb/Halide-free/RoHS Compliant) Available

## 1. Description

The ATF22V10C is a high-performance CMOS (electrically erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically erasable Flash memory technology. Speeds down to 5 ns and power dissipation as low as 100  $\mu$ A are offered. All speed ranges are specified over the full 5V ± 10% range for industrial temperature ranges, and 5V ± 5% for commercial temperature ranges.

Several low-power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability.



Highperformance EE PLD

# ATF22V10C ATF22V10CQ


See separate datasheet for ATF22V10CZ and ATF22V10CQZ options.








#### Figure 1-1. Logic Diagram



### 2. Pin Configurations

Table 2-1.	Pin Configurations	(All Pinouts Top View)

Pin Name	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
GND	Ground
VCC	+5V Supply
PD	Power-down







Figure 2-3. PLCC



Note: For all PLCCs (except "-5"), pins 1, 8, 15 and 22 can be left unconnected. However, if they are connected, superior performance will be achieved.

#### Figure 2-2. DIP/SOIC

		0		
CLK/IN	1		24	b vcc
IN 🗆	2		23	□ I/O
IN 🗆	3		22	□ I/O
IN/PD 🗆	4		21	□ I/O
IN 🗆	5		20	⊐ I/O
IN 🗆	6		19	□ I/O
IN 🗆	7		18	□ I/O
IN 🗆	8		17	□ I/O
IN 🗆	9		16	□ I/O
IN 🗆	10		15	⊐ı/o
IN 🗆	11		14	⊐ı/o
GND 🗆	12		13	D IN



### 3. Absolute Maximum Ratings\*

Temperature under Bias40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground during Programming2.0V to +14.0V <sup>(1)</sup>
Programming Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

- \*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

### 4. DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5V ± 5%	5V ± 10%






### 4.1 DC Characteristics

Symbol	Parameter	Condition		Min	Тур	Max	Units	
I <sub>IL</sub>	Input or I/O Low Leakage Current	0 ≤V <sub>IN</sub> ≤V <sub>IL</sub> (Max)				-35.0	-10.0	μA
I <sub>IH</sub>	Input or I/O High Leakage Current	3.5 ≤V <sub>IN</sub> ≤V <sub>CC</sub>					10.0	μA
			C-5, 7, 10	Com.		85.0	130.0	mA
			C-10	Ind.		90.0	140.0	mA
	Power Supply Current,	$V_{\rm CC} = Max,$	C-15	Com.		65.0	90.0	mA
I <sub>CC</sub>	Standby	V <sub>IN</sub> = Max, Outputs Open	C-15	Ind.		65.0	115.0	mA
			CQ-15	Com.		35.0	55.0	mA
			CQ-15	Ind.		35.0	70.0	mA
	Clocked Power Supply Current		C-5, 7, 10	Com.			150.0	mA
		V <sub>CC</sub> = Max, Outputs Open, f = 15 MHz	C-10	Ind.			160.0	mA
			C-15	Com.		70.0	90.0	mA
I <sub>CC2</sub>			C-15	Ind.		70.0	90.0	mA
			CQ-15	Com.		40.0	60.0	mA
			CQ-15	Ind.		40.0	80.0	mA
	Power Supply Current,	V <sub>CC</sub> = Max Com.				10.0	100.0	μA
I <sub>PD</sub>	PD Mode	V <sub>IN</sub> = 0, Max	V <sub>IN</sub> = 0, Max Ind.			10.0	100.0	μA
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V					-130.0	mA
V <sub>IL</sub>	Input Low Voltage						0.8	V
V <sub>IH</sub>	Input High Voltage				2.0		V <sub>CC</sub> +0.75	V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = Min$	I <sub>OL</sub> = 16 mA	Com., Ind.			0.5	V
-			I <sub>OL</sub> = 12 mA	Mil.			0.5	V
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = Min$ $I_{OH} = -4.0 \text{ mA}$			2.4			V

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

## 4.2 AC Waveforms <sup>(1)</sup>



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

### 4.3 AC Characteristics<sup>(1)</sup>

	-5		5	-7		-1	0	-15			
Symbol	Parameter	Min	Max	Min	Мах	Min	Max	Min	Max	Units	
t <sub>PD</sub>	Input or Feedback to Combinatorial Output	1.0	5.0	3.0	7.5	3.0	10.0	3.0	15.0	ns	
t <sub>CO</sub>	Clock to Output	1.0	4.0	2.0	4.5 <sup>(2)</sup>	2.0	6.5	2.0	8.0	ns	
t <sub>CF</sub>	Clock to Feedback		2.5		2.5		2.5		2.5	ns	
t <sub>S</sub>	Input or Feedback Setup Time	3.0		3.5		4.5		10.0		ns	
t <sub>H</sub>	Hold Time	0		0		0		0		ns	
	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )	142.0		125.0 <sup>(3)</sup>		90.0		55.5		MHz	
f <sub>MAX</sub>	Internal Feedback 1/(t <sub>S</sub> + t <sub>CF</sub> )	166.0		142.0		117.0		80.0		MHz	
	No Feedback 1/(t <sub>WH</sub> + t <sub>WL</sub> )	166.0		166.0		125.0		83.3		MHz	
t <sub>w</sub>	Clock Width ( $t_{WL}$ and $t_{WH}$ )	3.0		3.0		3.0		6.0		ns	
t <sub>EA</sub>	Input or I/O to Output Enable	2.0	6.0	3.0	7.5	3.0	10.0	3.0	15.0	ns	
t <sub>ER</sub>	Input or I/O to Output Disable	2.0	5.0	3.0	7.5	3.0	9.0	3.0	15.0	ns	
t <sub>AP</sub>	Input or I/O to Asynchronous Reset of Register	3.0	7.0	3.0	10.0	3.0	12.0	3.0	20.0	ns	
t <sub>AW</sub>	Asynchronous Reset Width	5.5		7.0		8.0			15.0	ns	
t <sub>AR</sub>	Asynchronous Reset Recovery Time	4.0		5.0		6.0			10.0	ns	
t <sub>SP</sub>	Setup Time, Synchronous Preset	4.0		4.5		6.0			10.0	ns	
t <sub>SPR</sub>	Synchronous Preset to Clock Recovery Time	4.0		5.0		8.0			10.0	ns	

Notes: 1. See ordering information for valid part numbers.

2. 5.5 ns for DIP package devices.

3. 111 MHz for DIP package devices.





### 4.4 Power-down AC Characteristics<sup>(1)(2)(3)</sup>

		-5		-7		-10		-15			
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Min	Max	Units	
t <sub>IVDH</sub>	Valid Input before PD High	5.0		7.5		10.0		15.0		ns	
t <sub>GVDH</sub>	Valid OE before PD High	0		0		0		0		ns	
t <sub>CVDH</sub>	Valid Clock before PD High	0		0		0				ns	
t <sub>DHIX</sub>	Input Don't Care after PD High		5.0		7.0		10.0		15.0	ns	
t <sub>DHGX</sub>	OE Don't Care after PD High		5.0		7.0		10.0		15.0	ns	
t <sub>DHCX</sub>	Clock Don't Care after PD High		5.0		7.0		10.0		15.0	ns	
t <sub>DLIV</sub>	PD Low to Valid Input		5.0		7.5		10.0		15.0	ns	
t <sub>DLGV</sub>	PD Low to Valid OE		15.0		20.0		25.0		30.0	ns	
t <sub>DLCV</sub>	PD Low to Valid Clock		15.0		20.0		25.0		30.0	ns	
t <sub>DLOV</sub>	PD Low to Valid Output		20.0		25.0		30.0		35.0	ns	


Notes: 1. Output data is latched and held.

2. High-Z outputs remain high-Z.


3. Clock and input transitions are ignored.

#### 4.5 Input Test Waveforms

#### 4.5.1 Input Test Waveforms and Measurement Levels



#### 4.5.2 Commercial Output Test Loads



#### 4.6 Pin Capacitance

**Table 4-1.** Pin Capacitance (f = 1 MHz, T =  $25^{\circ}C^{(1)}$ )

	Тур	Мах	Units	Conditions
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	6	8	pF	V <sub>OUT</sub> = 0V


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.


#### 4.7 Power-up Reset

The registers in the ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The  $V_{CC}$  rise must be monotonic, and starts below 0.7V,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
- 3. The clock must remain stable during  $t_{PR}$ .





#### 4.8 Preload of Registered Outputs

The ATF22V10C's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

### 5. Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

### 6. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.





### 7. Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See "CMOS PLD Programming Hardware & Software Support" for information on software/programming.

Table 7-1.	Programming/Erasing	

Parameter Description		Тур	Max	Units
t <sub>PR</sub>	Power-up Reset Time	600	1,000	ns
V <sub>RST</sub>	Power-up Reset Voltage	3.8	4.5	V

### 8. Input and I/O Pin-keeper Circuits

The ATF22V10C contains internal input and I/O pin-keeper circuits. These circuits allow each ATF22V10C pin to hold its previous value even when it is not being driven by an external source or by the device's output buffer. This helps to ensure that all logic array inputs are at known valid logic levels. This reduces system power by preventing pins from floating to indeterminate levels. By using pin-keeper circuits rather than pull-up resistors, there is no DC current required to hold the pins in either logic state (high or low).

These pin-keeper circuits are implemented as weak feedback inverters, as shown in the Input Diagram below. These keeper circuits can easily be overdriven by standard TTL- or CMOS-compatible drivers. The typical overdrive current required is 40  $\mu$ A.







Figure 8-2. I/O Diagram



### 9. Power-down Mode

The ATF22V10C includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin (Pin 4 on the DIP/SOIC packages and Pin 5 on the PLCC package). When the PD pin is high, the device supply current is reduced to less than 100 mA. During power-down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in an undetermined state at the onset of power-down will remain at the same state. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down pin feature is enabled in the logic design file. Designs using the power-down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

PD pin configuration is controlled by the design file, and appears as a separate fuse bit in the JEDEC file. When the power-down feature is not specified in the design file, the IN/PD pin will be configured as a regular logic input.

Note: Some programmers list the 22V10 JEDEC compatible 22V10C (no PD used) separately from the non-22V10 JEDEC compatible 22V10CEX (with PD used).






### **10. Compiler Mode Selection**

Table 10-1.	Compiler Mode Selection						
	PAL Mode (5828 Fuses)	Power-down Mode <sup>(1)</sup> (5893 Fuses)					
Synario	ATF22V10C (DIP)	ATTF22V10C DIP (UES)	ATF22V10C DIP (PWD)				
	ATF22V10C (PLCC)	ATF22C10C PLCC (UES)	ATF22V10C PLCC (PWD)				
WINCUPL	P22V10	G22V10	G22V10CP				
	P22V10LCC	G22V10LCC	G22V10CPLCC				

Note: 1. These device types will create a JEDEC file which when programmed in ATF22V10C devices will enable the power-down mode feature. All other device types have the feature disabled.


# 10 ATF22V10C(Q)

## 11. Functional Logic Diagram









ATF22V10C/CQ SUPPLY CURRENT VS.

INPUT FREQUENCY ( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ )

FREQUENCY (MHz)

ATF22V10C/CQ OUTPUT SOURCE CURRENT VS.

SUPPLY VOLTAGE (V<sub>OH</sub> = 2.4V)

C-5, 7, 10

C-15

20.0

CQ-15

50.0

120.0


80.0

40.0


0.0

0.0


Icc (mA)




ATF22V10C/CQ OUTPUT SOURCE CURRENT VS.




 $\label{eq:atf22V10C/CQ} \mbox{OUTPUT SINK CURRENT VS}. \\ \mbox{SUPPLY VOLTAGE (V_{OL} = 0.5V)} \end{array}$ 






0.0 -5.0 -10.0 -15.0 -20.0

10.0





ATF22V10C/CQ OUTPUT SINK CURRENT VS.




12 ATF22V10C(Q)


ATF22V10C(Q)









ATF22V10C/CQ NORMALIZED T<sub>SU</sub> VS. TEMPERATURE 1.0 0.9 0.9 0.8 -40.0 0.0 25.0 75.0 TEMPERATURE (°C)











# 14 ATF22V10C(Q)

# **12. Ordering Information**

## 12.1 Standard Package Options

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
5	3	4	ATF22V10C-5JC	28J	Commercial
5	3	4	ATF22V10C-5JC	∠oj	(0° C to 70° C)
7.5	3.5	4.5	ATF22V10C-7JC	28J	
			ATF22V10C-7PC	24P3	Commercial
			ATF22V10C-7SC	24S	(0° C to 70° C)
			ATF22V10C-7XC	24X	
			ATF22V10C-7JI	28J	Industrial (-40° C to 85° C)
			ATF22V10C-10JC	28J	( )
			ATF22V10C-10PC	24P3	Commercial
			ATF22V10C-10SC	24S	(0° C to 70° C)
10	4.5		ATF22V10C-10XC	24X	
			ATF22V10C-10JI	28J	
			ATF22V10C-10PI	24P3	Industrial
			ATF22V10C-10SI	24S	(-40° C to 85° C)
			ATF22V10C-10XI	24X	
	10	8	ATF22V10C-15JC	28J	
			ATF22V10C-15PC	24P3	Commercial
			ATF22V10C-15SC	24S	(0° C to 70° C)
15			ATF22V10C-15XC	24X	
15	10		ATF22V10C-15JI	28J	
			ATF22V10C-15PI	24P3	Industrial
			ATF22V10C-15SI	24S	(-40° C to 85° C)
			ATF22V10C-15XI	24X	
	10	8	ATF22V10CQ-15JC	28J	
15			ATF22V10CQ-15PC	24P3	Commercial
			ATF22V10CQ-15SC	24S	(0° C to 70° C)
			ATF22V10CQ-15XC	24X	
			ATF22V10CQ-15JI	28J	
			ATF22V10CQ-15PI	24P3	Industrial
			ATF22V10CQ-15SI	24S	(-40° C to 85° C)
			ATF22V10CQ-15XI	24X	





t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	<b>Operation Range</b>
5	3	4	ATF22V10C-5JX	28J	Commercial (0° C to 70° C)
7.5	3.5	4.5	ATF22V10C-7PX ATF22V10C-7SX	24P3 24S	Commercial (0° C to 70° C)
7.5	3.5	4.5	ATF22V10C-7JU	28J	Industrial (-40 <sup>°</sup> C to 85° C)
10	4.5	6.5	ATF22V10C-10JU ATF22V10C-10PU ATF22V10C-10SU ATF22V10C-10XU	28J 24P3 24S 24X	Industrial (-40° C to 85° C)
15	10		ATF22V10C-15JU ATF22V10C-15PU	28J 24P3	Industrial (-40° C to 85° C)
		8	ATF22V10CQ-15JU	28J	Industrial (-40° C to 85° C)

### 12.2 ATF22V10CQ Green Package Options (Pb/Halide-free/RoHS Compliant)


### 12.3 Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

Package Type					
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)				
24P3	24-pin, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)				

### 13. Packaging Information


### 13.1 28J - PLCC








#### 13.2 24P3 - PDIP



# ATF22V10C(Q)


#### 13.3 24S - SOIC







### 13.4 24X – TSSOP



# 14. Revision History

Revision Level – Revision Date	History
R – June 2006	Updated Green package options.
S – August 2008	Added new green part.





#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support PLD@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.