SPRS031C − AUGUST 1994 − REVISED MARCH 2004

- **Highest Performance Floating-Point Digital Signal Processor (DSP)**
	- **− TMS320C44-60: 33-ns Instruction Cycle Time, 330 MOPS, 60 MFLOPS, 30 MIPS, 336M Bytes/s − TMS320C44-50:**
	- **40-ns Instruction Cycle Time**
- **Four Communication Ports**
- **Six-Channel Direct Memory Address (DMA) Coprocessor**
- **Single-Cycle Conversion to and From IEEE-754 Floating-Point Format**
- **Single Cycle, 1/x, 1/**√**x**
- **Source-Code Compatible With C3x and C4x**
- **Single-Cycle 40-Bit Floating-Point, 32-Bit Integer Multipliers**
- **Twelve 40-Bit Registers, Eight Auxiliary Registers, 14 Control Registers, and Two Timers**
- **IEEE-1149.1Ü (JTAG) Boundary-Scan Compatible**
- **Two Identical External Data and Address Buses Supporting Shared Memory Systems and High Data-Rate, Single-Cycle Transfers**
	- **− High Port-Data Rate of 120M Bytes/s (TMS320C44-60) (Each Bus)**
	- **− 128M-Byte Program/Data/Peripheral Address Space**
	- **− Memory-Access Request for Fast, Intelligent Bus Arbitration**
	- **− Separate Address-Bus, Data-Bus, and Control-Enable Pins**
	- **− Four Sets of Memory-Control Signals Support Different Speed Memories in Hardware**
- **Fabricated Using 0.72-**µ**m Enhanced Performance Implanted CMOS (EPIC) Technology by Texas Instruments (TI)**
- **Separate Internal Program-, Data-, and DMA-Coprocessor Buses for Support of Massive Concurrent I/O of Program and Data, Thereby Maximizing Sustained CPU Performance**
- **IDLE2 Clock-Stop Power-Down Mode**
- **Communication-Port-Direction Pin**
- **On-Chip Program Cache and Dual-Access/Single-Cycle RAM for Increased Memory-Access Performance**
	- **− 512-Byte Instruction Cache**
	- **− 8K Bytes of Single-Cycle Dual-Access Program or Data RAM**
	- **− ROM-Based Boot Loader Supports Program Bootup Using 8-, 16-, or 32-Bit Memories or One of the Communication Ports**
- **Software-Communication-Port Reset**
- **NMI With Bus-Grant Feature**
- **304-Pin Plastic Quad Flatpack (PDB Suffix) (Commercial Temperature)**
- **388-Pin Plastic Ball Grid Array (GFW Suffix) (Commercial Temperature)**
- **388-Pin Plastic Ball Grid Array (GFW Suffix) (Industrial Temperature)**

### **description**

The TMSC44 DSP is a 32-bit, floating-point processor manufactured in 0.72-µm double-level-metal CMOS technology. The TMSC44 is part of the TMS320C4x generation of DSPs from Texas Instruments. The on-chip parallel-processing capabilities of the C44 make the immense floating-point performance required by many applications achievable.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>Ü</sup> IEEE Standard 1149.1−1990 Standard Test-Access Port and Boundary-Scan Architecture. All trademarks are the property of their respective owners. EPIC and TI are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments<br>standard warranty. Production processing does not necessarily include<br>testing of all parameters.



Copyright 2004, Texas Instruments Incorporated

#### SPRS031C − AUGUST 1994 − REVISED MARCH 2004

#### **operation**

The C44 has four on-chip communication ports for processor-to-processor communication with no external hardware and simple communication software. This allows connectivity with no external-glue logic. The communication ports remove input/output bottlenecks, and the independent smart 6-channel DMA coprocessor is able to handle the CPU input/output burden.

To fit the C40 into a 304-pin PQFP package (thermally enhanced plastic quad flatpack), two communication ports are removed and the external local and global address buses are reduced to 24 address lines each. In this case, both the bond pads and driver circuits are removed, decreasing die size and power consumption. Otherwise, functionality remains the same as the rest of the C4x family.

The communication-port token and data-strobe control lines are internally connected to avoid spurious data, boot-up, and power consumption problems.

### **functions**

This section lists signal descriptions for the C44 device: each signal, number of pins, operating mode(s) (that is, input, output, or high-impedance state as indicated by I, O, or Z, respectively), and function. The signals are grouped according to function.



### **Pin Functions**

 $\dagger$  I = input, O = output, Z = high impedance

<sup>á</sup> The effective address range is defined by the local/global STRB ACTIVE bits in the memory interface-control registers.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **Pin Functions (Continued)**



 $<sup>†</sup> I = input, O = output, Z = high impedance$ </sup>

<sup>‡</sup> The effective address range is defined by the local/global STRB ACTIVE bits in the memory interface-control registers.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **Pin Functions (Continued)**



 $<sup>†</sup> I = input, O = output, Z = high impedance$ </sup>

<sup>á</sup> The effective address range is defined by the local/global STRB ACTIVE bits in the memory interface-control registers.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **PDB Package Pin Assignments - Alphabetical Listing**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **PDB Package Pin Assignments — Alphabetical Listing (Continued)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **PDB Package Pin Assignments — Alphabetical Listing (Continued)**

# **PDB Package Pin Assignments - Numerical Listing**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **PDB Package Pin Assignments – Numerical Listing (Continued)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **PDB Package Pin Assignments — Numerical Listing (Continued)**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

#### **388-PIN GFW BALL GRID ARRAY (BOTTOM VIEW)**



NOTES: A. N/C = No connection to this frame pin

B. Numbers around the detail in this figure are ball pin numbers.

**1**

- C. V<sub>SS</sub> ground potential ring is connected to the BGA ball pins as listed: A1, A2, A26, B2, B25, B26, C3, C24, D4, D9, D14, D19, D23, H4, J23, L11−L16, M11−M16, N4, P23, V4, W23, AC4, AC8, AC13, AC18, AC23, AD3, AD24, AE1, AE2, AE25, AF1, AF25, AF26. (The following V<sub>SS</sub> pins are also thermal connections) L11 − L16, T11 − T16, M11 − M16, N11 − N16, P11 − P16, R11 − R16. D.  $V_{DD}$  power potential ring is connected to the BGA ball pins as listed:
- D6, D11, D16, D21, F4, F23, L4, L23, T4, T23, AA4, AA23, AC6, AC11, AC16, AC21.

#### **GFW Package Pin Assignments Numerical Listing by Ball Pin Number**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **GFW Package Pin Assignments Numerical Listing by Ball Pin Number (Continued)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **GFW Package Pin Assignments Alphabetical Listing by Ball Pin Function**

SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **GFW Package Pin Assignments Alphabetical Listing by Ball Pin Function (Continued)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **GFW Package Pin Assignments Alphabetical Listing by Ball Pin Function (Continued)**

 $\overline{\dagger}$  Thermal connection



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **block diagram**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **block diagram (continued)**



 $\dagger$  Communication ports 0 and 3 are not connected.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **memory map**

Figure 1 shows the memory map for the C44. Refer to the TMS320C4x User's Guide (literature number SPRU063) for a detailed description of this memory mapping.







#### **memory aliasing**

The C44 offers global and local addresses of A0−A23 and LA0−LA23, giving an external address reach of (2 buses)  $\times$  (2<sup>24</sup>) = 2<sup>25</sup> words. Since the internal address span of the C44 is 2<sup>32</sup> words, reading or writing to memory outside of the base-address region causes memory aliasing. Figure 2 shows how the memory pages overlap each other.



**Figure 2. Memory Alias**

#### **central processing unit**

The C44 CPU is configured for high-speed internal parallelism for the highest sustained performance. The key features of the CPU are:

- Eight operations/cycle:
	- − 40-/32-bit floating-point/integer multiply
	- − 40-/32-bit floating-point/integer ALU operation<br>− Two data accesses
	- − Two data accesses<br>− Two address-registe
	- Two address-register updates
- Floating-point conversion
- Divide and square-root support
- C3x and C4x assembly-language compatibility
- Byte and halfword accessibility



#### SPRS031C − AUGUST 1994 − REVISED MARCH 2004

#### **DMA coprocessor**

The DMA coprocessor allows concurrent I/O and CPU processing for the highest sustained CPU performance. The key features of the DMA coprocessor are:

- Link pointers to allow DMA channels to autoinitialize without CPU intervention
- **•** Parallel CPU operation and DMA transfers
- Six DMA channels to support memory-to-memory data transfers
- Split-mode operation which doubles the available channels to twelve when data transfers to and from a communication port are required

#### **communication ports**

The C44 contains four identical high-speed communication ports, each of which provides a bidirectional-communication interface to other C4x devices and external peripherals. The key features of the communication ports are:

- Direct interprocessor communication and processor I/O
- 20M-byte/s bidirectional interface on each communication port for high-speed multiprocessor interface
- Port direction pin (CDIR) to ease interfacing
- Separate input and output 8-word-deep FIFO buffers for processor-to-processor communication and I/O
- Automatic arbitration and handshaking for direct processor-to-processor connection

#### **communication-port direction pin**

A port-direction pin (CDIR1, CDIR2, CDIR4, CDIR5) is available for each C44 communication port. When the communication port is in the output mode, CDIRx is driven low. When the communication port is in the input mode, CDIRx is driven high. The truth table for two C44 devices is shown in Table 1. Communication port 1 of CPUA is connected to communication port 4 of CPUB.



#### **Table 1. Truth Table for Two C44 Devices**

#### **communication-port-software reset**

The input and output FIFO levels for a communication port can be flushed by writing at least two back-to-back values to its communication-port software-reset address as specified in Table 2. This software reset flushes any word or byte already present in the FIFOs, but it does not affect the status of the communication-port pins.

#### **Table 2. Communication-Port Software-Reset Address**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

#### **communication-port-software reset (continued)**

When used in conjunction with the communication-port direction pins and NMI bus-grant, an effective method of error detection and correction can be achieved. A subroutine showing how to reset communication port 1 is given in Figure 3.



#### **Figure 3. Example of Communication-Port-Software Reset**

#### **NMI with bus-grant feature**

The C44 devices have a software-configurable feature that allows forcing the internal-peripheral bus ready when the NMI signal is asserted. The NMI bus-grant feature is enabled when bits 19 and 18 of the status register (ST) are set to 10b. When enabled, a peripheral bus-grant signal is generated on the falling edge of NMI. If NMI is asserted and this feature is not enabled, the CPU stalls on access to the peripheral bus if it is not ready. A stall condition occurs when writing to a full output FIFO or reading an empty input FIFO. This feature is useful in correcting communication-port errors when used in conjunction with the communication-port software-reset feature.

#### **IDLE2 clock-stop power-down mode**

The C44 has a clock-stop mode, or power-down mode (IDLE2) to achieve extremely low power consumption. When an IDLE2 instruction is executed, the clocks are halted with H1 held high. (Exiting IDLE2 requires asserting one of the IIOF3−IIOF0 pins configured as an external interrupt.) A macro showing how to generate the IDLE2 opcode is given in Figure 4. During this power-down mode:

- No instructions are executed.
- The CPU, peripherals, and internal memory retain their previous state.
- The external-bus outputs are idle. The address lines remain in their previous state; the data lines are in the high-impedance state; and the output-control signals are inactive.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

#### **IDLE2 clock-stop power-down mode (continued)**

```
; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−-−-−;
; IDLE2: Macro to generate idle2 opcode ;
; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−-−−;
IDLE2 .macro
         .word 06000001h
         .endm
```
#### **Figure 4. Example Software Subroutine Using IDLE2**

IDLE2 is exited when one of the five external interrupts (NMI and IIOF3−IIOF0) is asserted low for at least four input clocks (two H1 cycles). The clocks then start after a delay of two input clocks (one H1 cycle). The clocks can start in the opposite phase; that is, H1 can be high when H3 was high before the clocks were stopped. However, the H1 and H3 clocks remain 180 degrees out of phase with each other.

During IDLE2 operation, an external interrupt can be recognized and serviced by the CPU if it is enabled before entering IDLE2 and asserted for at least two H1 cycles. For the processor to recognize only one interrupt, the interrupt pin must be configured for edge-trigger mode or asserted less than three cycles in level-trigger mode. Any external interrupt pin can wake up the device from IDLE2, but for the CPU to recognize that interrupt, it must also be enabled. If an interrupt is recognized and executed by the CPU, the instruction following the IDLE2 instruction is not executed until after a return opcode is executed.

When the device is in emulation mode, the CPU executes an IDLE2 instruction as if it were an IDLE instruction. The clocks continue to run for correct operation of the emulator.

#### **boot-loader mode selection**



#### **Table 3. Boot-Loader Mode Selection Using Pins IIOF3−IIOF0**

NOTES: 1. This selection cause the C44 to drive 0 in the 24 external local address pins and activates the LSTRB0 signal.

2. This selection cause the C44 to drive 0 in the 24 external global address pins ando activates the STRB0 signal.

3. This selection cause the C44 to drive 0x40 0000 in the 24 external global address pins and activates the STRB0 signal.

4. This selection cause the C44 to drive 0x80 0000 in the 24 external global address pins and to activate the STRB0 signal.



#### **development tools**

A key aspect to a parallel-processing implementation is the development tools available. The C44 is supported by a host of parallel-processing tools for developing and simulating code easily and for debugging parallel-processing systems. The code-generation tools include:

- An optimizing ANSI C compiler with a runtime-support library that supports use of communication ports and DMA
- Third party support for C, C++, and Ada compilers
- Several operating systems available for parallel-processing support as well as DMA and communication-port drivers
- Assembler and linker with support for mapping program and data to parallel processors

The simulation tools include a TI software-simulator with a high-level-language debugger interface for simulating a single processor. The hardware development and verification tools consist of the XDS510™ (parallel-processor in-circuit emulator and high-level-language debugger).

#### **silicon revision identification**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **silicon revision identification (continued)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>Ü</sup>**



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 $\pm$  Assuming C44 nominal power consumption (350 mA) and given the C44 thermal characteristics, the maximum T<sub>C</sub> corresponds to 85°C NOTE 5: All voltage values are with respect to  $V_{SS}$ .

### **recommended operating conditions**



<sup>§</sup> All typical values are at  $V_{DD} = 5$  V, T<sub>A</sub> (air temperature)= 25°C.

#### **electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)**



¶ For conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

<sup>#</sup> All typical values are at  $V_{DD}$  = 3.3 V, T<sub>A</sub> (air temperature) = 25°C.

NOTES: 6. Pins with internal pullup devices: TDI, TCK, TMS. Pin with internal pulldown device: TRST.

7.  $~$  f<sub>x</sub> is the input clock frequency. The maximum value (max) for the C44-40, C44-50, and C44-60 is 40, 50 and 60 MHz, respectively.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **PARAMETER MEASUREMENT INFORMATION**



### **signal transition levels**

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified as follows:

- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V.
- For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V.





Transition times for TTL-compatible inputs are specified as follows:

- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.92 V (10%) and the level at which the input is said to be high is 1.88 V (90%).
- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 1.88 V (90%) and the level at which the input is said to be low is 0.92 V (10%).







SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **PARAMETER MEASUREMENT INFORMATION**

### **timing parameter symbology**

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100. In order to shorten the symbols, pin names that have both global and local applications are generally represented with (L) immediately preceding the basic signal name (for example, (L)RDY represents both the global term RDY and local term LRDY). Other pin names and related terminology have been abbreviated as follows, unless otherwise noted:





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **timing for X2/CLKIN, H1, H3 (see Figure 8 and Figure 9)**



 $\dagger$  Maximum cycle time is not limited during IDLE2 operation.



**Figure 8. X2/CLKIN Timing**



**Figure 9. H1 and H3 Timings**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **memory-read-cycle and memory-write-cycle timing [(L)STRBx = 0] (see Note 8, Figure 10, and Figure 11)**



 $\frac{1}{1}$  If this setup time is not met, the read/write operation is not assured.

NOTE 8: For consecutive reads,  $(L)R/\overline{W}x$  stays high and  $(\overline{L})\overline{STRBx}$  stays low.



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

# **memory-read-cycle and memory-write-cycle timing [(L)STRBx = 0] (continued)**







SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **memory-read-cycle and memory-write-cycle timing [(L)STRBx = 0] (continued)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **(L)DE-, (L)AE-, and (L)CEx-enable timing (see Figure 12)**





**Figure 12. (L)DE-, (L)AE-, and (L)CEx-Enable Timing**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



# **timing for (L)LOCK when executing LDFI or LDII (see Figure 13)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **timing for (L)LOCK when executing STFI or STII (see Figure 14)**





**Figure 14. Timing for (L)LOCK When Executing STFI or STII**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **timing for (L)LOCK when executing SIGI (see Figure 15)**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **timing for (L)PAGE0, (L)PAGE1 during memory access to a different page (see Figure 16)**





**Figure 16. (L)PAGE0, (L)PAGE1 Timing Cycle, Memory Access to a Different Page**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **timing for the IIOFx when configured as an output (see Figure 17)**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **timing of IIOFx changing from output to input mode (see Figure 18)**



**Figure 18. Change of IIOFx From Output to Input Mode**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



### **timing of IIOFx changing from input to output mode (see Figure 19)**



### **RESET timing (see Figure 20)**







- NOTES: A. Asynchronous reset signals that go to a high logic level after RESET returns to a high state include CREQy, CACKx, CSTRBx, and CRDYy (where  $x = 1$  or 2 and  $y = 4$  or 5).
	- B. RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.
	- C. For this diagram, (L)Dx includes D31− D0, LD31−LD0, and CxD7−CxD0; (L)Ax includes LA(23−0) and A(23−0).
	- D. Control signals LSTRB0, LSTRB1, STRB0, STRB1, (L)STAT3−(L)STAT0, (L)LOCK, (L)R/W0, and (L)R/W1 go high while (L)PAGE0 and (L)PAGE1 go low.
	- E. Asynchronous reset signals that go into the high-impedance state after RESET goes low include TCLK0, TCLK1, IIOF3−IIOF0, and the communication-port control signals CREQx, CACKy, CSTRBy, and CRDYx (where  $x = 1$  or 2, and  $y = 4$  or 5). At reset, ports 1 and 2 become outputs, and ports 4 and 5 become inputs. F.  $x = 1$  or 2 and  $y = 4$  or 5

### **Figure 20. RESET Timing**

DIGITAL SIGNAL PROCESSOR

**DIGITAL SIGNAL PROCESSOR** 

SPRS031C

AUGUST 1994

REVISED

MARCH 2004

SPRS031C − AUGUST 1994 − REVISED MARCH 2004

# **timing for IIOFx interrupt response [P = tc(H)] (see Notes 9 and 10 and Figure 21)**



 $\dagger$  If this timing is not met, the interrupt is recognized in the next cycle.

NOTES: 9. IIOFx is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.

10. Edge-triggered interrupts require a setup of time (1) and a minimum duration of P. No maximum duration limit exists.

11. Level-triggered interrupts require interrupt-pulse duration of at least 1 P wide (P = one H1 period) to ensure it will be seen. It must be ≤ to 2 P wide to ensure it will be responded to only once. Recommended pulse duration is 1.5 P.



NOTE A: The C44 can accept an interrupt from the same source every two H1 clock cycles.

### **Figure 21. IIOFx Interrupt-Response Timing [P = tc(H)]**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **timing for IACK (see Note 12 and Figure 22)**



NOTE 12: The IACK output is active for the entire duration of the bus cycle and is, therefore, extended if the bus cycle utilizes wait states.





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

# **communication-port word-transfer-cycle timingÜ [P = tc(H)] (see Note 13 and Figure 23)**



 $\dagger$  For these timing values, it is assumed that the C4x receiving data is ready to receive data. Line propagation delay is not considered.

 $t_{c(WORD)}$  max = 2.5 P + 28 ns + the maximum summed values of 4  $\times$   $t_{d(CSL-CRDYL)R}$ , 3  $\times$   $t_{d(CRDYL-CSH)}$ , 3  $\times$   $t_{d(CSL-CRDYH)R}$ , and  $3 \times t_{\text{d(GRDYH-CSL)W}}$  as seen in Figure 24. This timing assumes two C4xs are connected.

NOTE 13: These timings apply only to two communicating C4xs. When a non-C4x device communicates with a C44, timings can be longer. No restriction exists in this case on how slow the transfer could be except when using early silicon (C40 PG 1.x or 2.x). Refer to the CSTRB width restriction section of the TMS320C4x User's Guide (literature number SPRU063).



 $\dagger$  Begins byte 0 of the next word.

NOTE A: For correct operation during token exchange, the two communicating C4xs must have CLKIN frequencies within a factor of 2 of each other (in other words, at most, one of the C4xs can be twice as fast as the other).

### Figure 23. Communication-Port Word-Transfer-Cycle Timing [P = t<sub>c(H)</sub>]



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **communication-port byte-cycle timing (write and read) (see Note 14 and Figure 24)**



 $t_{c(BYTE)}$  max = summed maximum values of  $t_{d(CRDY-CSH)}$ ,  $t_{d(CSL-CRDYL)R}$ ,  $t_{d(CSH-CRDYH)R}$ , and  $t_{d(CRDYH-CSL)W}$ . This assumes two C4xs are connected.

NOTE 14: Communication port timing does not include line length delay.



**Figure 24. Communication-Port Byte-Cycle Timing (Write and Read)**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004



#### timing for communication-token transfer sequence, input to an output port  $[P = t_{c(H)}]$ **(see Figure 25)**

<sup>†</sup> These timing parameters result from synchronizer delays and are referenced from the falling edge of H1. The inputs (that cause the output-signal pins to change values) are sampled on H1 falling. The minimum delay occurs when the input condition occurs just before H1 falling, and the maximum delay occurs when the input condition occurs just after H1 falling.



NOTE A: Before the token exchange, CREQx and CRDYx are output signals asserted by the C44 receiving data. CACKx, CSTRBx, and CxD7−CxD0 are input signals asserted by the device sending data to the C44; these are asynchronous with respect to the H1 clock of the receiving C44. After token exchange, CACKx, CSTRBx, and CxD7−CxD0 become output signals, and CREQx and CRDYx become inputs.

Figure 25. Communication-Token Transfer Sequence, Input to an Output Port  $[P = t_{c(H)}]$ 



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### timing for communication-token transfer sequence, output to an input port  $[P = t_{c(H)}]$ **(see Figure 26)**



<sup>†</sup> These timing parameters result from synchronizer delays and are referenced from the falling edge of H1. The inputs (that cause the output-signal pins to change values) are sampled on H1 falling. The minimum delay occurs when the input condition occurs just before H1 falling, and the maximum delay occurs when the input condition occurs just after H1 falling.



NOTE A: Before the token exchange, CACKx, CSTRBx, and CxD7 - CxD0 are asserted by the C44 sending data. CREQx and CRDYx are input signals asserted by the C44 receiving data and are asynchronous with respect to the H1 clock of the sending C44. After token exchange, CREQx and CRDYx become outputs, and CSTRBx, CACKx, and CxD7−CxD0 become inputs.

### Figure 26. Communication-Token Transfer Sequence, Output to an Input Port [P = t<sub>c(H)</sub>]



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

### **timer-pin timing (see Note 15 and Figure 27)**



NOTE 15: Period and polarity are specified by contents of internal control registers.



**Figure 27. Timer-Pin Timing Cycle**

### **timing for IEEE-1149.1 test access port (see Figure 28)**





**Figure 28. IEEE-1149.1 Test Access Port Timings**



SPRS031C − AUGUST 1994 − REVISED MARCH 2004

**MECHANICAL DATA**

**PDB (S-PQFP-G304) PLASTIC QUAD FLATPACK (DIE DOWN)**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Thermally enhanced molded plastic package with a heat slug (HSL)

D. Falls within JEDEC MO-143

#### **Thermal Resistance Characteristics**





SPRS031C − AUGUST 1994 − REVISED MARCH 2004

**MECHANICAL DATA**

#### **GFW (S-PBGA-N388) PLASTIC BALL GRID ARRAY**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-151









### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Nov-2016

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated