

**CY23FS04**

# Failsafe<sup>™</sup> 2.5V/ 3.3V Zero Delay Buffer

#### **Features**

- **ï Internal DCXO for continuous glitch-free operation**
- **ï Zero input-output propagation delay**
- **ï Low-jitter (< 35 ps RMS) outputs**
- **ï Low Output-to-Output skew (< 200 ps)**
- **4.17 MHz-170 MHz reference input**
- **ï Supports industry standard input crystals**
- **ï 170 MHz outputs**
- **ï 5V-tolerant inputs**
- **ï Phase-locked loop (PLL) Bypass Mode**
- **ï Dual Reference Inputs**
- **ï 16-pin TSSOP**
- **ï 2.5V or 3.3V output power supplies**
- **ï 3.3V core power supply**
- **ï Industrial temperature available**

#### **Functional Description**

The CY23FS04 is a FailSafe™ zero delay buffer with two reference clock inputs and four phase-aligned outputs. The device provides an optimum solution for applications where continuous operation is required in the event of a primary clock failure.

The continuous, glitch-free operation is achieved by using a DCXO, which serves as a redundant clock source in the event of a reference clock failure by maintaining the last frequency and phase information of the reference clock.

The unique feature of the CY23FS04 is that the DCXO is in fact the primary clocking source, which is synchronized (phase-aligned) to the external reference clock. When this external clock is restored, the DCXO automatically resynchronizes to the external clock.

The frequency of the crystal, which will be connected to the DCXO must be chosen to be an integer factor of the frequency of the reference clock. This factor is set by two select lines: S[2:1], please see *Table 1*. Output power supply, VDD can be connected to either 2.5V or 3.3V. VDDC is the power supply pin for internal circuits and must be connected to 3.3V.





#### **Pin Definition**



#### **Table 1. Configuration Table**



#### **FailSafe Function**

The CY23FS04 is targeted at clock distribution applications that could or which currently require continued operation should the main reference clock fail. Existing approaches to this requirement have utilized multiple reference clocks with either internal or external methods for switching between references. The problem with this technique is that it leads to interruptions (or glitches) when transitioning from one reference to another, often requiring complex external circuitry or software to maintain system stability. The technique imple-

mented in this design completely eliminates any switching of references to the PLL, greatly simplifying system design.

The CY23FS04 PLL is driven by the crystal oscillator, which is phase-aligned to an external reference clock so that the output of the device is effectively phase-aligned to reference via the external feedback loop. This is accomplished by utilizing a digitally controlled capacitor array to pull the crystal frequency over an approximate range of  $\pm 300$  ppm from its nominal frequency.



**Figure 1. Fail#/Safe Timing for Input Reference Failing Catastrophically**

#### **Notes:**

- 1. For normal operation, connect either one of the four clock outputs to the FBK input.
- 2. Weak pull-downs on all outputs
- 3. Weak pull-ups on these inputs.
- 4. Weak pull-down on these inputs.



$$
t_{FSL(max)} = 2 \left( t_{REF} \times n \right) + 25ns
$$
  
\n
$$
n = \frac{F_{REF}}{F_{XTAL}} = 4 \text{ (in above example)}
$$
  
\n
$$
t_{FSH(min)} = 12 \left( t_{REF} \times n \right) + 25ns
$$

**Figure 2. Fail#/Safe Timing Formula**

#### **Table 2. FailSafe Timing Table**



In this mode, should the reference frequency fail (i.e. stop or disappear), the DCXO maintains its last setting and a flag signal (FAIL#/SAFE) is set to indicate failure of the reference clock.

The CY23FS04 provides 2 select bits, S1 through S2 to control the reference to crystal frequency ratio. The DCXO is internally tuned to the phase and frequency of the external reference only when the reference frequency divided by this ratio is within the DCXO capture range. If the frequency is out of range, a flag will be set on the FAIL#/SAFE pin notifying the system that the selected reference is not valid. If the reference moves in range, then the flag will be cleared, indicating to the system that the selected reference is valid.



**Figure 3. FailSafe Timing Diagram: Input Reference Slowly Drifting Out of FailSafe Capture Range**



## **CY23FS04**



**Figure 4. FailSafe Reference Switching Behavior**



**Figure 5. FailSafe Effective Loop Bandwidth (min)**









**Figure 7. Resulting Output dphase/Cycle Typical Rate of Change (105 MHz)**







#### **XTAL Selection Criteria and Application Example**

Choosing the appropriate XTAL will ensure the FailSafe device will be able to span an appropriate frequency of operation. Also, the XTAL parameters will determine the holdover frequency stability. Critical parameters are as follows. Our recommendation is to choose:

- Low C0/C1 ratio (240 or less) so that the XTAL has enough range of pullability.
- Low temperature frequency variation
- Low manufacturing frequency tolerance

• Low aging.

C0 is the XTAL shunt capacitance (3  $pF-7$   $pF$  typ).

C1 is the XTAL motional capacitance (10 fF $-30$  fF typ).

The capacitive load as "seen" by the XTAL is across its terminals. It is named Clmin (for minimum value), and Clmax (for maximum value).These are used for calculating the pull range.

Please note that the CI range "center" is approximately 20 pF, but we may not want a XTAL calibrated to that load. This is because the pullability is not linear, as represented in the equation above. Plotting the pullability of the XTAL shows this expected behavior as shown in *Figure 8*. In this example, specifying a XTAL calibrated to 14 pF load provides a balanced ppm pullability range around the nominal frequency.



**Note:** 

5. The above example shows the maximum range the FailSafe internal capacitor array is capable of (0 to 48.6 pF).Cypress recommends the min/max capacitor<br>array values be programmed to a narrower range such as 6 pF–30 pF, o





**Figure 8. Frequency vs. Cload Behavior for Example XTAL**





Calculated value of the pullability range for the XTAL with C0/C1 ratio of 200, 300 and 400 are shown in *Table 3*. For this calculation  $Cl(min) = 8 pF$  and  $Cl(max) = 32 pF$  has been used. Using a XTAL that has a nominal frequency specified at load capacitance of 14 pF, almost symmetrical pullability range has been obtained.

Next, it is important to calculate the pullability range including error tolerances. This would be the **capture range** of the input reference frequency that the FailSafe device and XTAL combination would reliably span.

Calculating the **capture range** involves subtracting error tolerances as follows:



**Example: Capture Range for XTAL with C0/C1 Ratio of 200**

**Negative Capture Range= -385 ppm + 53 ppm = -332 ppm** 

**Positive Capture Range** = 333 ppm - 53 ppm = +280 ppm

It is important to note that the XTAL with lower C0/C1 ratio has wider **pullability/capture range** as compared to the higher C0/C1 ratio. This will help the user in selecting the appropriate XTAL for use in the FailSafe application.



#### **Absolute Maximum Conditions**



### **Recommended Pullable Crystal Specifications**[6]



**Table 4. Operating Conditions for FailSafe Commercial/Industrial Temperature Devices**



6. Ecliptek ECX-5788-13.500M, ECX-5807-19.440M, ECX-5872-19.53125M, ECX-5806-18.432M, ECX-5808-27.000M, ECX-5884-17.664M,<br>ECX-5883-16.384M,ECX-5882-19.200M,ECX-5880-24.576M meet these specifications.



#### **Table 5. Electrical Characteristics for FailSafe Commercial/Industrial Temperature Devices**



#### **Table 6. Switching Characteristics for FailSafe Commercial/Industrial Temperature Devices**



### **Ordering Information**



**Notes:**<br>7. The t<sub>(⋔)</sub> reference feedback input delay is guaranteed for a maximum 4:1 input edge ratio between the two signals as long as t<sub>SR(I)</sub> is maintained.<br>8. Parameters guaranteed by design and characterization, no

9. Includes typical board trace capacitance of 6-7pF each XIN, XOUT.



#### **Package Drawing and Dimensions**



FailSafe is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

#### Document #: 38-07304 Rev. \*C **Page 11 of 12**

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its<br>products for use as critical c products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

