# Triple 1.1 mA 200 MHz Current Feedback Op Amp with Enable Feature

NCS2530 is a triple 1.1 mA 200 MHz current feedback monolithic operational amplifier featuring high slew rate and low differential gain and phase error. The current feedback architecture allows for a superior bandwidth and low power consumption. This device features an enable pin.

### **Features**

- $-3.0 \text{ dB Small Signal BW } (A_V = +2.0, V_O = 0.5 V_{p-p}) 200 \text{ MHz Typ}$
- Slew Rate 450 V/µs
- Supply Current 1.1 mA per amplifier
- Input Referred Voltage Noise 4.0 nV/ $\sqrt{\text{Hz}}$
- THD  $-55 \text{ dB } (f = 5.0 \text{ MHz}, V_O = 2.0 V_{p-p})$
- Output Current 100 mA
- Enable Pin Available
- These devices are manufactured with a Pb–Free external lead finish only.\*\*

# **Applications**

- Portable Video
- Line Drivers
- Radar/Communication Receivers
- Set Top Box
- NTSC/PAL/HDTV




Figure 1. Frequency Response: Gain (dB) vs. Frequency Av = +2.0,  $R_{L}$  = 100  $\Omega$ 




# ON Semiconductor®

# http://onsemi.com

# MARKING DIAGRAM



TSSOP-16 DT SUFFIX CASE 948F




2530 = NCS2530

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week

### **TSSOP-16 PINOUT**



# ORDERING INFORMATION

Device	Package	Shipping†
NCS2530DTB	TSSOP-16*	96 Units/Rail
NCS2530DTBR2	TSSOP-16*	2500 Tape & Reel

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
- \*This package is inherently Pb-Free.
- \*\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# PIN FUNCTION DESCRIPTION

Pin	Symbol	Function	Equivalent Circuit
10, 12, 15	OUTx	Output	V <sub>CC</sub> ESD OUT OUT
3, 6	$V_{EE}$	Negative Power Supply	
2, 5, 7	+INx	Non-inverted Input	+IN -IN -IN -IN -IN -IN -IN -IN -IN -IN -
1, 4, 8	-INx	Inverted Input	See Above
11, 14	V <sub>CC</sub>	Positive Power Supply	
9, 13, 16	EN	Enable	EN ESD V <sub>CC</sub>

# **ENABLE PIN TRUTH TABLE**

	High*	Low
Enable	Enabled	Disabled

<sup>\*</sup>Default open state




Figure 2. Simplified Device Schematic

### **ATTRIBUTES**

Characteristics	Value
ESD Human Body Model Machine Model Charged Device Model	2.0 kV (Note 1) 200 V 1.0 kV
Moisture Sensitivity (Note 2)	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in

- 1. 0.8 kV between the input pairs +IN and -IN pins only. All other pins are 2.0 kV.
- 2. For additional information, see Application Note AND8003/D.

# **MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V <sub>S</sub>	11	V <sub>DC</sub>
Input Voltage Range	VI	≤V <sub>S</sub>	V <sub>DC</sub>
Input Differential Voltage Range	V <sub>ID</sub>	≤V <sub>S</sub>	V <sub>DC</sub>
Output Current	I <sub>O</sub>	100	mA
Maximum Junction Temperature (Note 3)	TJ	150	°C
Operating Ambient Temperature	T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-60 to +150	°C
Power Dissipation	P <sub>D</sub>	(See Graph)	mW
Thermal Resistance, Junction-to-Air	$R_{ heta JA}$	178	°C/W

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

3. Power dissipation must be considered to ensure maximum junction temperature (T<sub>J</sub>) is not exceeded.

## **MAXIMUM POWER DISSIPATION**

The maximum power that can be safely dissipated is limited by the associated rise in junction temperature. For the plastic packages, the maximum safe junction temperature is 150°C. If the maximum is exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device damage.




Figure 3. Power Dissipation vs. Temperature

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = +5.0 V,  $V_{EE}$  = -5.0 V,  $T_A$  = -40°C to +85°C,  $R_L$  = 100  $\Omega$  to GND,  $R_F$  = 1.2 k $\Omega$ ,  $A_V$  = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
FREQUENC	CY DOMAIN PERFORMANCE					•
BW	Bandwidth 3.0 dB Small Signal 3.0 dB Large Signal	$A_V = +2.0, V_O = 0.5 V_{p-p}$ $A_V = +2.0, V_O = 2.0 V_{p-p}$		200 140		MHz
GF <sub>0.1dB</sub>	0.1 dB Gain Flatness Bandwidth	A <sub>V</sub> = +2.0		30		MHz
dG	Differential Gain	$A_V = +2.0, R_L = 150 \Omega, f = 3.58 MHz$		0.02		%
dP	Differential Phase	$A_V = +2.0, R_L = 150 \Omega, f = 3.58 MHz$		0.1		٥
TIME DOM	AIN RESPONSE					
SR	Slew Rate	$A_V = +2.0, V_{step} = 2.0 V$		450		V/μs
t <sub>s</sub>	Settling Time 0.01% 0.1%	$A_V = +2.0, V_{step} = 2.0 V$ $A_V = +2.0, V_{step} = 2.0 V$		35 18		ns
t <sub>r</sub> t <sub>f</sub>	Rise and Fall Time	$(10\%-90\%) A_V = +2.0, V_{step} = 2.0 V$		5		ns
t <sub>ON</sub>	Turn-on Time			900		ns
t <sub>OFF</sub>	Turn-off Time			500		ns
HARMONIC	/NOISE PERFORMANCE					
THD	Total Harmonic Distortion	$f = 5.0 \text{ MHz}, V_{O} = 2.0 V_{p-p}, R_{L} = 150 \Omega$		-55		dBc
HD2	2nd Harmonic Distortion	$f = 5.0 \text{ MHz}, V_O = 2.0 V_{p-p}$		-67		dBc
HD3	3rd Harmonic Distortion	$f = 5.0 \text{ MHz}, V_{O} = 2.0 V_{p-p}$		-57		dBc
IP3	Third-Order Intercept	$f = 10 \text{ MHz}, V_O = 2.0 V_{p-p}$		35		dBm
SFDR	Spurious-Free Dynamic Range	$f = 5.0 \text{ MHz}, V_O = 2.0 V_{p-p}$		58		dBc
e <sub>N</sub>	Input Referred Voltage Noise	f = 1.0 MHz		4		nV/√Hz
i <sub>N</sub>	Input Referred Current Noise	f = 1.0 MHz, Inverting f = 1.0 MHz, Non–Inverting		15 15		pA/√Hz

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = +5.0 V,  $V_{EE}$  = -5.0 V,  $T_A$  = -40°C to +85°C,  $R_L$  = 100  $\Omega$  to GND,  $R_F$  = 1.2 k $\Omega$ ,  $A_V$  = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
DC PERFO	RMANCE					
V <sub>IO</sub>	Input Offset Voltage		-4.0	±0.7	+4.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Coefficient			6.0		μV/°C
I <sub>IB</sub>	Input Bias Current	+Input (Non-Inverting), $V_O = 0 \text{ V}$ -Input (Inverting), $V_O = 0 \text{ V}$ (Note 4)	-5.0 -5.0	±2.0 ±0.4	+5.0 +5.0	μΑ
$\Delta I_{\text{IB}}/\Delta T$	Input Bias Current Temperature Coefficient	+Input (Non–Inverting), $V_O = 0 \text{ V}$ -Input (Inverting), $V_O = 0 \text{ V}$		±40 ±10		nA/°C
V <sub>IH</sub>	Input High Voltage (Enable) (Note 4)		V <sub>CC</sub> -1.5V			V
V <sub>IL</sub>	Input Low Voltage (Enable) (Note 4)				V <sub>CC</sub> -3.5V	V
INPUT CHA	RACTERISTICS					
$V_{CM}$	Input Common Mode Voltage Range (Note 4)		±3.0	±4.0		V
CMRR	Common Mode Rejection Ratio	(See Graph)	50	55	65	dB
R <sub>IN</sub>	Input Resistance	+Input (Non-Inverting) -Input (Inverting)		4.0 350		MΩ
C <sub>IN</sub>	Differential Input Capacitance			1.0		pF
OUTPUT C	HARACTERISTICS		-		•	
R <sub>OUT</sub>	Output Resistance			0.02		Ω
Vo	Output Voltage Swing		±3.0	±3.5		V
I <sub>O</sub>	Output Current		±60	±100		mA
POWER SU	IPPLY					
Vs	Operating Voltage Supply			10		V
I <sub>S,ON</sub>	Power Supply Current – Enabled (per amplifier)	V <sub>O</sub> = 0 V	0.6	1.1	2.0	mA
I <sub>S,OFF</sub>	Power Supply Current – Disabled (per amplifier)	V <sub>O</sub> = 0 V	0.2	0.35	0.5	mA
	Crosstalk	Channel to Channel, f = 5.0 MHz		60		dB
PSRR	Power Supply Rejection Ratio	(See Graph)	50	60	80	dB

<sup>4.</sup> Guaranteed by design and/or characterization.

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = +2.5 V,  $V_{EE}$  = -2.5 V,  $T_A$  = -40°C to +85°C,  $R_L$  = 100  $\Omega$  to GND,  $R_F$  = 1.2 k $\Omega$ ,  $A_V$  = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
FREQUENC	CY DOMAIN PERFORMANCE			•	•	•
BW	Bandwidth 3.0 dB Small Signal 3.0 dB Large Signal	$A_V = +2.0, V_O = 0.5 V_{p-p}$ $A_V = +2.0, V_O = 1.0 V_{p-p}$		180 130		MHz
GF <sub>0.1dB</sub>	0.1 dB Gain Flatness Bandwidth	A <sub>V</sub> = +2.0		15		MHz
dG	Differential Gain	$A_V = +2.0$ , $R_L = 150 \Omega$ , $f = 3.58 \text{ MHz}$		0.02		%
dP	Differential Phase	$A_V = +2.0$ , $R_L = 150 \Omega$ , $f = 3.58 \text{ MHz}$		0.1		0
TIME DOM	AIN RESPONSE					
SR	Slew Rate	$A_V = +2.0, V_{step} = 1.0 V$		350		V/μs
t <sub>s</sub>	Settling Time 0.01% 0.1%	$A_V = +2.0, V_{step} = 1.0 V$ $A_V = +2.0, V_{step} = 1.0 V$		40 18		ns
t <sub>r</sub> t <sub>f</sub>	Rise and Fall Time	$(10\%-90\%) A_V = +2.0, V_{step} = 1.0 V$		8.0		ns
t <sub>ON</sub>	Turn-on Time			900		ns
t <sub>OFF</sub>	Turn-off Time			500		ns
HARMONIC	/NOISE PERFORMANCE					
THD	Total Harmonic Distortion	f = 5.0 MHz, $V_O$ = 1.0 $V_{p-p}$ , $R_L$ = 150 $\Omega$		-55		dBc
HD2	2nd Harmonic Distortion	$f = 5.0 \text{ MHz}, V_O = 1.0 V_{p-p}$		-67		dBc
HD3	3rd Harmonic Distortion	$f = 5.0 \text{ MHz}, V_O = 1.0 V_{p-p}$		-57		dBc
IP3	Third-Order Intercept	$f = 10 \text{ MHz}, V_O = 1.0 V_{p-p}$		35		dBm
SFDR	Spurious-Free Dynamic Range	$f = 5.0 \text{ MHz}, V_O = 1.0 V_{p-p}$		58		dBc
e <sub>N</sub>	Input Referred Voltage Noise	f = 1.0 MHz		4.0		nV/√Hz
i <sub>N</sub>	Input Referred Current Noise	f = 1.0 MHz, Inverting f = 1.0 MHz, Non–Inverting		15 15		pA/√Hz

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = +2.5 V,  $V_{EE}$  = -2.5 V,  $T_A$  = -40°C to +85°C,  $R_L$  = 100  $\Omega$  to GND,  $R_F$  = 1.2 k $\Omega$ ,  $A_V$  = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
DC PERFO	RMANCE					
V <sub>IO</sub>	Input Offset Voltage		-4.0	± 0.5	+4.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Coefficient			6.0		μV/°C
I <sub>IB</sub>	Input Bias Current	+Input (Non–Inverting), $V_O = 0 \text{ V}$ -Input (Inverting), $V_O = 0 \text{ V}$ (Note 5)	-5.0 -5.0	±2.0 ±0.4	+5.0 +5.0	μΑ
$\Delta I_{\text{IB}}/\Delta T$	Input Bias Current Temperature Coefficient	+Input (Non-Inverting), $V_O = 0 \text{ V}$ -Input (Inverting), $V_O = 0 \text{ V}$		±40 ±10		nA/°C
V <sub>IH</sub>	Input High Voltage (Enable) (Note 5)		V <sub>CC</sub> -1.5V			V
$V_{IL}$	Input Low Voltage (Enable) (Note 5)				V <sub>CC</sub> -3.5V	V
INPUT CHA	RACTERISTICS		•		<u>'</u>	
$V_{CM}$	Input Common Mode Voltage Range (Note 5)		±1.3	±1.5		V
CMRR	Common Mode Rejection Ratio	(See Graph)	50	55	65	dB
R <sub>IN</sub>	Input Resistance	+Input (Non-Inverting) -Input (Inverting)		4.0 350		MΩ
C <sub>IN</sub>	Differential Input Capacitance			1.0		pF
OUTPUT C	HARACTERISTICS		-		•	
R <sub>OUT</sub>	Output Resistance			0.02		Ω
Vo	Output Voltage Swing		±1.0	±1.4		V
I <sub>O</sub>	Output Current		± 40	±80		mA
POWER SU	JPPLY					
Vs	Operating Voltage Supply			5.0		V
I <sub>S,ON</sub>	Power Supply Current – Enabled (per amplifier)	V <sub>O</sub> = 0 V	0.5	0.9	1.9	mA
I <sub>S,OFF</sub>	Power Supply Current – Disabled (per amplifier)	V <sub>O</sub> = 0 V	0.05	0.15	0.35	mA
	Crosstalk	Channel to Channel, f = 5.0 MHz		60		mA
PSRR	Power Supply Rejection Ratio	(See Graph)	50	60	80	dB

<sup>5.</sup> Guaranteed by design and/or characterization.




Figure 4. Typical Test Setup (A<sub>V</sub> = +2.0, R<sub>F</sub> = 1.8 k $\Omega$  or 1.2 k $\Omega$  or 1.0 k $\Omega$ , R<sub>L</sub> = 100  $\Omega$ )




Figure 5. Frequency Response: Gain (dB) vs. Frequency Av = +2.0




Figure 6. Frequency Response: Gain (dB) vs. Frequency Av = +1.0




Figure 7. Large Signal Frequency Response Gain (dB) vs. Frequency




Figure 8. Small Signal Frequency Response Gain (dB) vs. Frequency




Figure 9. Small Signal Step Response Vertical: 500 mV/div Horizontal: 10 ns/div






Figure 10. Large Signal Step Response Vertical: 500 mV/div Horizontal: 10 ns/div



 $V_S = \pm 5V$ f = 5MHz -45  $R_L = 150\Omega$ DISTORTION (dB) -50 THD -55 HD3 -60 -65 HD2 -700.5 1.5 3.5 V<sub>OUT</sub> (V<sub>PP</sub>)

Figure 11. THD, HD2, HD3 vs. Frequency

Figure 12. THD, HD2, HD3 vs. Output Voltage







Figure 13. Input Referred Noise vs. Frequency

Figure 14. CMRR vs. Frequency







Figure 15. PSRR vs. Frequency


Figure 16. Differential Gain



1.4 1.3 1.2 (E) 1.1 25°C 25°C 25°C 0.8 0.7 0.6 4 5 6 7 8 9 10 11 POWER SUPPLY VOLTAGE (V)

Figure 17. Differential Phase

Figure 18. Supply Current vs. Power Supply vs. Temperature (Enabled)







Figure 19. Supply Current vs. Power Supply vs. Temperature (Disabled)

Figure 20. Output Voltage Swing vs. Supply Voltage






Figure 21. Output Voltage Swing vs. Load Resistance

Figure 22. Output Impedance vs. Frequency




Figure 23. Frequency Response vs. CL




Figure 24. Transimpedance (ROL) vs. Frequency




Figure 25. Turn ON Time Delay Vertical: 10 mV/Div, Horizontal: 4 ns/Div (Output Signal: Square Wave, 10 MHz, 2 V<sub>pp</sub>)




Figure 27. Crosstalk (dBc) vs. Frequency (Crosstalk measured on Channel 2 with input signal on Channel 1 and 3)




Figure 26. Turn OFF Time Delay Vertical: 10 mV/Div, Horizontal: 4 ns/Div (Output Signal: Square Wave, 10 MHz, 2 V<sub>pp</sub>)




Figure 28. Channel Matching Gain (dB) vs. Frequency

# **General Design Considerations**

The current feedback amplifier is optimized for use in high performance video and data acquisition systems. For current feedback architecture, its closed—loop bandwidth depends on the value of the feedback resistor. The closed—loop bandwidth is not a strong function of gain, as is for a voltage feedback amplifier, as shown in Figure 29.




Figure 29. Frequency Response vs. R<sub>F</sub>

The -3.0 dB bandwidth is, to some extent, dependent on the power supply voltages. By using lower power supplies, the bandwidth is reduced, because the internal capacitance increases. Smaller values of feedback resistor can be used at lower supply voltages, to compensate for this affect.

# Feedback and Gain Resistor Selection for Optimum Frequency Response

A current feedback operational amplifier's key advantage is the ability to maintain optimum frequency response independent of gain by using appropriate values for the feedback resistor. To obtain a very flat gain response, the feedback resistor tolerance should be considered as well. Resistor tolerance of 1% should be used for optimum flatness. Normally, lowering RF resistor from its recommended value will peak the frequency response and extend the bandwidth while increasing the value of RF resistor will cause the frequency response to roll off faster. Reducing the value of RF resistor too far below its recommended value will cause overshoot, ringing, and eventually oscillation.

Since each application is slightly different, it is worth some experimentation to find the optimal RF for a given circuit. A value of the feedback resistor that produces  $\sim 0.1$  dB of peaking is the best compromise between stability and maximal bandwidth. It is not recommended to use a current feedback amplifier with the output shorted directly to the inverting input.

### **Printed Circuit Board Layout Techniques**

Proper high speed PCB design rules should be used for all wideband amplifiers as the PCB parasitics can affect the overall performance. Most important are stray capacitances at the output and inverting input nodes as it can effect peaking and bandwidth. A space (3/16" is plenty) should be left around the signal lines to minimize coupling. Also, signal lines connecting the feedback and gain resistors should be short enough so that their associated inductance does not cause high frequency gain errors. Line lengths less than 1/4" are recommended.

### **Video Performance**

This device designed to provide good performance with NTSC, PAL, and HDTV video signals. Best performance is obtained with back terminated loads as performance is degraded as the load is increased. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage.

# **ESD Protection**

All device pins have limited ESD protection using internal diodes to power supplies as specified in the attributes table (See Figure 30). These diodes provide moderate protection to input overdrive voltages above the supplies. The ESD diodes can support high input currents with current limiting series resistors. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response. Under closed—loop operation, the ESD diodes have no effect on circuit performance. However, under certain conditions the ESD diodes will be evident. If the device is driven into a slewing condition, the ESD diodes will clamp large differential voltages until the feedback loop restores closed—loop operation. Also, if the device is powered down and a large input signal is applied, the ESD diodes will conduct.

Note: Human Body Model for +IN and –IN pins are rated at 0.8 kV while all other pins are rated at 2.0 kV.





Figure 30. Internal ESD Protection

### PACKAGE DIMENSIONS

# TSSOP-16 CASE 948F-01 ISSUE A



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.