



Buy







TS3USB30E

SCDS255F - DECEMBER 2008 - REVISED AUGUST 2015

TS3USB30E ESD-Protected, High-Speed USB 2.0 (480-Mbps) 1:2 Multiplexer/Demultiplexer Switch With Single Enable

Features 1

- V_{CC} Operation at 3 V to 4.3 V
- D+/D- Pins Tolerate up to 5.25 V
- 1.8-V Compatible Control-Pin Inputs
- IOFF Supports Partial Power-Down-Mode Operation
- $R_{ON} = 10 \Omega$ Maximum
- $\Delta R_{ON} = 0.35 \Omega$ Typical
- $C_{io(ON)} = 7.5 \text{ pF Typical}$
- Low Power Consumption (1 µA Maximum)
- -3-dB Bandwidth = 900 MHz Typical
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II (1)
- ESD Performance Tested Per JESD 22
 - 8000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- ESD Performance I/O Port to GND (2)
 - 15000-V Human-Body Model
- Packaged in 10-pin UQFN (1.4 mm × 1.8 mm)

Applications 2

- Routes Signals for USB 1.0, 1.1, and 2.0
- Multi-Purpose Signal Switching
- Portable Electronics
- Industrial
- **Consumer Products**
- Except OE and S inputs (1)
- High-voltage HBM is performed in addition to the standard (2)HBM testing (A114-B, Class II) and applies to I/O ports tested with respect to GND only.

3 Description

The TS3USB30E is a high-bandwidth 1:2 switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (900 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs, or from two different hosts to one corresponding output. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

The TS3USB30E integrates ESD protection cells on all pins, is available in a tiny UQFN package (1.8 mm × 1.4 mm) or a VSSOP package, and is characterized over the free-air temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3USB30E	VSSOP (10)	3.00 mm × 3.00 mm
	UQFN (10)	1.80 mm × 1.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

D1+ - D+ D2+ D1-D-D2- . S Control

OF

Functional Block Diagram

Applications 1

Description 1

Specifications...... 4

Recommended Operating Conditions 4

Thermal Information 5

6.5Electrical Characteristics56.6Dynamic Electrical Characteristics66.7Switching Characteristics66.8Typical Characteristics7Parameter Measurement Information8

Detailed Description 12

8.1 Overview 12

1

2

3

4

5 6

7

8

2

6.1

6.2

6.3

6.4

 Table of Contents

 Features
 1
 8.2

	8.2	Functional Block Diagram	12
	8.3	Feature Description	12
	8.4	Device Functional Modes	12
9	App	lication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Application	13
10	Pow	ver Supply Recommendations	15
11	Lay	out	15
	11.1	Layout Guidelines	15
	11.2	Layout Example	16
12	Dev	ice and Documentation Support	17
	12.1	Documentation Support	
	12.2	Community Resources	17
	12.3	-	
	12.4	Electrostatic Discharge Caution	17
	12.5	Glossary	17
13	Mec	hanical, Packaging, and Orderable	
-		rmation	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (August 2012) to Revision F

,	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional	
	Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device	
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
	Changed package type in Description from DGS to VSSOP	1


www.ti.com


Page



TS3USB30E SCDS255F – DECEMBER 2008 – REVISED AUGUST 2015

5 Pin Configuration and Functions





Pin Functions

	PIN		1/0	DECORIDATION	
NAME	UQFN	VSSOP	I/O	DESCRIPTION	
D1+	1	2	I/O	LICD signal noth nort 1	
D1-	7	8	I/O	USB signal path port 1	
D+	3	4	I/O	Common USB signal path	
D-	5	6	I/O	Common OSB signal path	
D2+	2	3	I/O	LICD signal path part 2	
D2-	6	7	I/O	USB signal path port 2	
ŌĒ	8	9	I	Bus-switch enable	
S	10	1	I	Select input	
GND	4	5	_	Ground	
VCC	9	10	—	Voltage supply	

Specifications 6

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (see (1) (2))

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
V _{IN}	Control input voltage ⁽³⁾		-0.5	7	V
v	Circulated with $U(0)$ we have $\binom{3}{4}$	D+, D– when $V_{CC} > 0$	-0.5	$V_{CC} + 0.3$	V
V _{I/O}	Signal path I/O voltage ^{(3) (4)}	D+, D– when $V_{CC} = 0$	-0.5	5.25	v
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±64	mA
	Continuous current through V_{CC} or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended *Operating Conditions* . Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to ground, unless otherwise specified.

(2)

The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (3)

 $V_{\rm I}$ and $V_{\rm O}$ are used to denote specific conditions for $V_{\rm I/O}.$ (4)

(5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM),	All pins	8000	
$V_{(ESD)}$	Electrostatic discharge	per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	I/O port to GND	15000	V
		Charged-device model (CDM), per JEDEC spec	cification JESD22-C101 ⁽²⁾	1000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)

6.3 Recommended Operating Conditions

See (1).

			MIN	MAX	UNIT
V _{CC}	Supply voltage		3	4.3	V
V	Llich lovel control input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	1.3	V_{CC}	V
V _{IH}	High-level control input voltage	V _{CC} = 4.3 V	1.7	V _{CC}	v
V		$V_{CC} = 3 V \text{ to } 3.6 V$	0	0.5	V
VIL	Low-level control input voltage	$V_{CC} = 4.3 V$	0	0.7	v
V _{I/O}	Data input/output voltage		0	V_{CC}	V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to Implications of Slow or Floating CMOS Inputs (SCBA004).

6.4 Thermal Information

www.ti.com

	THERMAL METRIC ⁽¹⁾		TS3USB30E		
			RSW (UQFN)	UNIT	
		10 PINS	10 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	203.1	114.5	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	88.7	64.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	123.0	21.0	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	21.2	1.9	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	121.6	21.0	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽²⁾	MAX	UNIT
V _{IK}	Control input clamp voltage	$V_{CC} = 3 V, I_I = -18 mA$		-1.2	V
I _{IN}	Control inputs	V_{CC} = 4.3 V, 0 V, V_{IN} = 0 to 4.3 V		±1	μA
I _{OZ}	D+ and D– OFF-state leakage $\mbox{current}^{(3)}$	V_{CC} = 4.3 V, V_O = 0 to 3.6 V, V_I = 0, Switch OFF		±1	μΑ
I _{OFF}	Powered off leakage current	$ \begin{array}{l} V_{CC}=0 \ V, \ V_{O}=0 \ to \ 4.3 \ V, \ V_{I}=0, \\ V_{IN}=V_{CC} \ or \ GND \end{array} $		±2	μΑ
I _{CC}	Supply current	V_{CC} = 4.3 V, $I_{I/O}$ = 0, Switch ON or OFF		1	μΑ
$\Delta I_{CC} \ ^{(4)}$	Control inputs	$V_{CC} = 4.3 \text{ V}, V_{IN} = 2.6 \text{ V}$		10	μA
C _{in}	Control inputs digital input capacitance	$V_{CC} = 0 V,$ $V_{IN} = V_{CC} \text{ or } GND$	1		pF
$C_{\text{io}(\text{OFF})}$	OFF-state input capacitance	V_{CC} = 3.3 V, $V_{I\!/\!O}$ = 3.3 V or 0, Switch OFF	2		pF
C _{io(ON)}	ON-state input capacitance	V_{CC} = 3.3 V, $V_{I\!/\!O}$ = 3.3 V or 0, Switch ON	7.5		pF
R _{ON}	ON-state resistance ⁽⁵⁾	$V_{CC} = 3 V, V_I = 0.4, I_O = -8 mA$	6	10	Ω
ΔR_{ON}	ON-state resistance match between channels	$V_{CC} = 3 V, V_I = 0.4, I_O = -8 mA$	0.35		Ω
r _{on(flat)}	ON-state resistance flatness	$V_{CC} = 3 V$, $V_I = 0 V$ or 1 V, $I_O = -8 mA$	2		Ω

(1)

(2)

(3)

(4) (5)

 V_{IN} and I_{IN} refer to control inputs. V_{I} , V_{O} , I_{I} , and I_{O} refer to data pins. All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_{A} = 25^{\circ}$ C. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the voltage of the unit of the two (A or B) terminals determined by the lower of the voltages of the two (A or B) terminals.

SCDS255F-DECEMBER 2008-REVISED AUGUST 2015

www.ti.com

6.6 Dynamic Electrical Characteristics

over operating range, $T_A = -40^{\circ}$ C to 85°C, $V_{CC} = 3.3 \text{ V} \pm 10\%$, GND = 0 V

	PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	UNIT
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 240 MHz, See Figure 6	-54	dB
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 240 MHz, See Figure 5	-40	dB
BW	Bandwidth (-3 dB)	$R_L = 50 \Omega, C_L = 5 pF$, See Figure 7	900	MHz

(1) For Max or Min conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

6.7 Switching Characteristics

over operating range, T_A = –40°C to 85°C, V_{CC} = 3.3 V \pm 10%, GND = 0 V

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation delay ^{(2) (3)}	$ \begin{array}{l} R_{L} = 50 \; \Omega, \; C_{L} = 5 \; pF, \\ See \ Figure \ 8 \end{array} $		0.25		ns
t _{ON}	Line enable time, SEL to D, nD	$ \begin{array}{l} R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF, \\ \text{See Figure 4} \end{array} $			30	ns
t _{OFF}	Line disable time, SEL to D, nD	$R_L = 50 \Omega, C_L = 5 pF,$ See Figure 4			25	ns
t _{ON}	Line enable time, \overline{OE} to D, nD	$R_L = 50 \Omega$, $C_L = 5 pF$, See Figure 4			30	ns
t _{OFF}	Line disable time, \overline{OE} to D, nD	$R_L = 50 \Omega, C_L = 5 pF,$ See Figure 4			25	ns
t _{SK(O)}	Output skew between center port to any other $\ensuremath{port}^{(2)}$	$ R_L = 50 \ \Omega, \ C_L = 5 \ pF, \\ See \ Figure \ 9 $			50	ps
t _{SK(P)}	Skew between opposite transitions of the same output $\left(t_{\text{PHL}} - t_{\text{PLH}}\right)^{(2)}$	$ R_L = 50 \ \Omega, \ C_L = 5 \ pF, \\ See \ Figure \ 9 $			20	ps
tj	Total jitter ⁽²⁾	$ \begin{array}{l} {R_L = 50 \; \Omega, \; C_L = 5 \; pF,} \\ {t_R = t_F = 500 \; ps \; at \; 480 \; Mbps} \\ (PRBS = 2^{15} - 1) \end{array} $			20	ps


(1) For Max or Min conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type.

(2) Specified by design

(3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 10-pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.




6.8 Typical Characteristics





7 Parameter Measurement Information



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 4. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})





Figure 5. OFF Isolation (O_{ISO})





Channel ON: 1D to D Channel OFF: 2D to D V_{SEL} = V_{CC}

Network Analyzer Setup


Source Power = 0 dBm (632-mV P-P at 50-Ωload) DC Bias = 350 mV

8



V_{cc} **Network Analyzer 50 Ω** V_{OUT1} 1D Channel ON: 1D to D D V_{IN} V_{CTRL} = GND Source 2D Signal Network Analyzer Setup Source Power = 0 dBm VSEL 3 **50 Ω** S (632-mV P-P at 50-Ω load) GND DC Bias = 350 mV GND Ŧ ÷ Figure 7. Bandwidth (BW) 800 mV Input 50% 50% 400 mV TPHL NOH 50% 50% Output VOL


Parameter Measurement Information (continued)




TEXAS INSTRUMENTS

www.ti.com


Parameter Measurement Information (continued)







Parameter Measurement Information (continued)






Figure 10. ON-State Resistance (R_{ON})





Figure 11. OFF-State Leakage Current






Figure 12. Capacitance

TEXAS INSTRUMENTS


www.ti.com

8 Detailed Description

8.1 Overview

The TS3USB30E is a high-bandwidth switch specially designed for the switching and isolating of high-speed USB 2.0 signals in systems with limited USB I/Os. The wide bandwidth (900 MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs or from two different hosts to one corresponding output. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps).

8.2 Functional Block Diagram



8.3 Feature Description

The TS3USB30E has a bus-switch enable pin \overline{OE} that can place the signal paths in high impedance. This allows the user to isolate the bus when it is not in use and consume less current.

8.4 Device Functional Modes

The device functional modes are shown in Table 1.

S	OE	FUNCTION
Х	Н	Disconnect
L	L	D = D1
Н	L	D = D2

Table 1. Truth Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB30E solution can effectively expand the limited USB I/Os by switching between multiple USB buses in order to interface them to a single USB hub or controller. TS3USB221E can also be used to connect a single controller to two USB connectors or controllers.

9.2 Typical Application




Figure 13. Application Diagram

9.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed. TI recommends that the digital control pins S and \overline{OE} be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.

9.2.2 Detailed Design Procedure

The TS3USB30E can be properly operated without any external components. However, it is recommended that unused pins be connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.


SCDS255F-DECEMBER 2008-REVISED AUGUST 2015



www.ti.com

Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the D+ and D- traces.

The high-speed D₊ and D₋ traces should always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D₊ and D₋ traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (VCC or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).



TS3USB30E

SCDS255F-DECEMBER 2008-REVISED AUGUST 2015

www.ti.com

11.2 Layout Example




Figure 17. Layout Recommendation



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- High Speed Layout Guidelines, SCAA082
- USB 2.0 Board Design and Layout Guidelines, SPRAAR7

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3USB30EDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L6Q, L6R)	Samples
TS3USB30ERSWR	ACTIVE	UQFN	RSW	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LY7, LYO, LYV)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB30EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3USB30ERSWR	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	0.8	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

29-Sep-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB30EDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3USB30ERSWR	UQFN	RSW	10	3000	189.0	185.0	36.0


RSW0010A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing All interviews are in minimeters. Any dimensions in parentices are for receiver energy per ASME Y14.5M.
 This drawing is subject to change without notice.
 This package complies to JEDEC MO-288 variation UDEE, except minimum package height.




RSW0010A

EXAMPLE BOARD LAYOUT

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RSW0010A

EXAMPLE STENCIL DESIGN

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.




DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated