<span id="page-0-1"></span><span id="page-0-0"></span>

# 10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter

# AD9218

### **FEATURES**

**Dual 10-bit, 40 MSPS, 65 MSPS, 80 MSPS, and 105 MSPS ADC Low power: 275 mW at 105 MSPS per channel On-chip reference and track-and-hold 300 MHz analog bandwidth each channel SNR = 57 dB @ 41 MHz, Encode = 80 MSPS 1 V p-p or 2 V p-p analog input range each channel 3.0 V single-supply operation (2.7 V to 3.6 V) Power-down mode for single-channel operation Twos complement or offset binary output mode Output data alignment mode Pin compatible with the 8-bit AD9288 –75 dBc crosstalk between channels** 

### **APPLICATIONS**

**Battery-powered instruments Hand-held scopemeters Low cost digital oscilloscopes I and Q communications Ultrasound equipment** 

#### **GENERAL DESCRIPTION**

The AD9218 is a dual 10-bit monolithic sampling analog-todigital converter with on-chip track-and-hold circuits. The product is low cost, low power, and is small and easy to use. The AD9218 operates at a 105 MSPS conversion rate with outstanding dynamic performance over its full operating range. Each channel can be operated independently.

The ADC requires only a single 3.0 V (2.7 V to 3.6 V) power supply and a clock for full operation. No external reference or driver components are required for many applications. The digital outputs are TTL/CMOS compatible and a separate output power supply pin supports interfacing with 3.3 V or 2.5 V logic.

The clock input is TTL/CMOS compatible and the 10-bit digital outputs can be operated from 3.0 V (2.5 V to 3.6 V) supplies. User-selectable options offer a combination of power-down modes, digital data formats, and digital data timing schemes. In power-down mode, the digital outputs are driven to a high impedance state.

### **FUNCTIONAL BLOCK DIAGRAM**



### **PRODUCT HIGHLIGHTS**

- 1. Low Power. Only 275 mW power dissipation per channel at 105 MSPS. Other speed grades proportionally scaled down while maintaining high ac performance.
- 2. Pin Compatibility Upgrade. Allows easy migration from 8-bit to 10-bit devices. Pin compatible with the 8-bit AD9288 dual ADC.
- 3. Easy to Use. On-chip reference and user controls provide flexibility in system design.
- 4. High Performance. Maintains 54 dB SNR at 105 MSPS with a Nyquist input.
- 5. Channel Crosstalk. Very low at –75 dBc.
- 6. Fabricated on an Advanced CMOS Process. Available in a 48-lead low profile quad flat package (7 mm  $\times$  7 mm LQFP) specified over the industrial temperature range (−40°C to +85°C).

**Rev. C** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

# **TABLE OF CONTENTS**



## **REVISION HISTORY**





## <span id="page-2-1"></span><span id="page-2-0"></span>SPECIFICATIONS

### **DC SPECIFICATIONS**

 $V_{DD}$  = 3.0 V,  $V_D$  = 3.0 V; external reference, unless otherwise noted.

#### **Table 1.**



<sup>1</sup> No missing codes across industrial temperature range guaranteed for 40 MSPS, 65 MSPS, and 80 MSPS grades. No missing codes at room temperature guaranteed for 105 MSPS grade.

<sup>2</sup> Gain <u>err</u>or and gain temperature coefficients are b<u>ase</u>d on the ADC only (with a fixed 1.25 V external reference) 65 grade in 2 V p-p range, 40, 80, 105 grades in 1 V p-p range.<br><sup>3</sup> (A<sub>IN</sub> –A<sub>IN</sub>) = ±0.5 V in 1 V ran externally by a low impedance source by ±300 mV (differential drive, gain = 1) or ±150 mV (differential drive, gain = 2).

 $^4$  AC power dissipation measured with rated encode and a 10.3 MHz analog input @ 0.5 dBFS, C<sub>LOAD</sub> = 5 pF.

 $^5$  DC power dissipation measured with rated encode and a dc analog input (outputs static, IV $_{\text{DD}}$  = 0).

 $6$  In power-down state, IV<sub>DD</sub> =  $\pm 10$  µA typical (all grades).

## <span id="page-3-0"></span>**DIGITAL SPECIFICATIONS**

 $V_{DD}$  = 3.0 V,  $V_D$  = 3.0 V; external reference, unless otherwise noted.

#### **Table 2.**



## <span id="page-4-0"></span>**AC SPECIFICATIONS**

 $V_{DD} = 3.0$  V,  $V_D = 3.0$  V; external reference, unless otherwise noted.

## **Table 3.**



<sup>1</sup> AC specifications based on an analog input voltage of –0.5 dBFS at 10.3 MHz, unless otherwise noted. AC specifications for 40, 80, 105 grades are tested in 1 V p-p

range and driven differentially. AC specifications for 65 grade are tested in 2 V p-p range and driven differentially.<br><sup>2</sup> The 65, 80, and 105 grades are tested close to Nyquist for that grade: 31 MHz, 39 MHz, and 51 MHz f

## <span id="page-5-1"></span><span id="page-5-0"></span>**SWITCHING SPECIFICATIONS**

 $V_{DD} = 3.0$  V,  $V_D = 3.0$  V; external reference, unless otherwise noted.

#### **Table 4.**



 $^{\rm 1}$  t<sub>v</sub> and t<sub>Pp</sub> are measured from the 1.5 level of the ENCODE input to the 50%/50% levels of the digital outputs swing. The digital output load during test is not to exceed an ac load of 5 pF or a dc current of  $\pm 40$  µA. Rise and fall times are measured from 10% to 90%.

### **TIMING DIAGRAMS**



<span id="page-6-0"></span>





# <span id="page-7-1"></span><span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS



<span id="page-7-2"></span>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Table 5. EXPLANATION OF TEST LEVELS**

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range.

100% production tested at temperature extremes for military devices.

#### **Table 6. User Select Modes**



### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-8-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 7. Pin Function Descriptions**



# <span id="page-9-0"></span>**TERMINOLOGY**

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB.

### **Aperture Delay**

The delay between the 50% point of the rising edge of the ENCODE command and the instant at which the analog input is sampled.

The sample-to-sample variation in aperture delay. **Harmonic Distortion, Second** 

### **Crosstalk**

Coupling onto one channel being driven by a low level signal (–40 dBFS) when the adjacent interfering channel is driven by a full-scale signal.

**Differential Analog Input Capacitance,** 

## **Differential Analog Input Impedance**

The real and complex impedances measured at each analog input port. The resistance is measured statically and the capacitance and differential input impedances are measured with a network analyzer. **Minimum Conversion Rate** 

The peak-to-peak differential voltage that must be applied to the converter to generate a full-scale response. Peak differential voltage is computed by observing the voltage on a single pin and subtracting the voltage from the other pin, which is 180 degrees out of phase. Peak-to-peak differential is computed by rotating the input phase 180 degrees and again taking the peak measurement. The difference is then computed between both peak measurements.

### **Differential Nonlinearity**

The deviation of any code width from an ideal 1 LSB step.

### **Effective Number of Bits (ENOB)**

The effective number of bits is calculated from the measured SNR based on the equation

$$
ENOB = \frac{SNR_{MEASURED} - 1.76 \text{ dB}}{6.02}
$$

### **ENCODE Pulse Width/Duty Cycle Power Supply Rejection Ratio**

Pulse width high is the minimum amount of time that the ENCODE pulse should be left in Logic 1 state to achieve rated performance; pulse width low is the minimum time ENCODE pulse should be left in low state. See timing implications of changing tENCH in text. At a given clock rate, these specifications define an acceptable ENCODE duty cycle.

Analog Bandwidth<br>The analog input frequency at which the spectral power of the **Expressed in dbm.** Computed using the following equation:



### **Gain Error**

Gain error is the difference between the measured and the ideal **Aperture Uncertainty (Jitter)** full-scale input voltage range of the ADC.

The ratio of the rms signal amplitude to the rms value of the second harmonic component, reported in dBc.

#### **Harmonic Distortion, Third**

The ratio of the rms signal amplitude to the rms value of the **Differential Analog Input Resistance,** third harmonic component, reported in dBc.

### **Integral Nonlinearity**

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" determined by a least-square curve fit.

The encode rate at which the SNR of the lowest analog signal **Differential Analog Input Voltage Range frequency drops by no more than 3 dB below the guaranteed limit.** 

### **Maximum Conversion Rate**

The encode rate at which parametric testing is performed.

### **Output Propagation Delay**

The delay between the 50% level crossing of ENCODE A or ENCODE B and the 50% level crossing of the respective channel's output data bit.

### **Noise (for Any Range Within the ADC)**

$$
V_{NOISE} = \sqrt{Z \times 0.001 \times 10 \left( \frac{FS_{dBm} - SNR_{ABC} - Signal_{dBFS}}{10} \right)}
$$

where  $Z$  is the input impedance,  $FS$  is the full scale of the device for the frequency in question, SNR is the value for the particular input level, and Signal is the signal level within the ADC reported in dB below full scale. This value includes both thermal and quantization noise.

The ratio of a change in input offset voltage to a change in power supply voltage.

#### **Signal-to-Noise and Distortion (SINAD)**

The ratio of the rms signal amplitude (set 1 dB below full scale) to the rms value of the sum of all other spectral components, including harmonics but excluding dc.

#### **Signal-to-Noise Ratio (without Harmonics)**

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc.

#### **Spurious-Free Dynamic Range (SFDR)**

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. Reported in dBc (that is, degrades as signal level is lowered) or dBFS (always related back to converter full scale).

#### **Two-Tone Intermodulation Distortion Rejection**

The ratio of the rms value of either input tone to the rms value of the worst third-order intermodulation product; reported in dBc.

#### **Two-Tone SFDR**

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. Reported in dBc (that is, degrades as signal level is lowered) or in dBFS (always related back to converter full scale).

#### **Worst Other Spur**

The ratio of the rms signal amplitude to the rms value of the worst spurious component (excluding the second and third harmonics) reported in dBc.

#### **Transient Response Time**

Transient response is defined as the time it takes for the ADC to reacquire the analog input after a transient from 10% above negative full scale to 10% below positive full scale.

#### **Out-of-Range Recovery Time**

Out-of-range recovery time is the time it takes for the ADC to reacquire the analog input after a transient from 10% above positive full scale to 10% above negative full scale or from 10% below negative full scale to 10% below positive full scale.

# <span id="page-11-0"></span>EQUIVALENT CIRCUITS



Figure 6. Analog Input Stage Figure 10. Reference Inputs



Figure 7. Encode Inputs **Figure 7.** Encode Inputs



Figure 8. Reference Output Stage Figure 12. S1 Input



Figure 9. Digital Output Stage Figure 13. DFS/Gain Input









# <span id="page-12-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 14. FFT: FS = 105 MSPS, AIN = 50.1 MHz @ –0.5 dBFS, Differential, 1 V p-p Input Range* 



*Figure 15. FFT: FS = 80 MSPS, AIN = 39 MHz @ –0.5 dBFS, Differential, 1 V p-p Input Range* 



*Figure 16. FFT: FS = 65 MSPS, AIN = 30.3 MHz @ –0.5 dBFS, Differential, 2 V p-p Input Range* 



*Figure 17. FFT: FS = 40 MSPS, AIN = 19.75 MHz @ –0.5 dBFS, Differential, 1 V p-p Input Range* 



*Figure 18. FFT: FS = 105 MSPS AIN = 70 MHz @ –0.5 dBFS, Differential, 1 V p-p Input Range* 



*Figure 19. FFT: FS = 65 MSPS, AIN = 15 MHz @ – 0.5 dBFS; with AD8138 Driving ADC Inputs, 1 V p-p Input Range* 





*Figure 21. Harmonic Distortion (Second and Third) and SFDR vs. AIN Frequency (1 V p-p, FS = 105 MSPS)* 







*Figure 23. FFT: FS = 31 MSPS, AIN = 8 MHz @ –0.5 dBFS, Differential, with AD8138 Driving ADC Inputs,1 V p-p Input Range* 



*Figure 24. Two-Tone Intermodulation Distortion (30.1 MHz and 31.1 MHz; 1 V p-p, FS = 105 MSPS)* 





02001-025



Figure 26. Harmonic Distortion (Second and Third) and SFDR vs. A<sub>IN</sub> Frequency (FS = 65 MSPS)



Figure 27. Harmonic Distortion (Second and Third) and SFDR vs.  $A_{IN}$  Frequency (1 V p-p, FS = 40 MSPS)



Figure 28. SINAD and SFDR vs. Encode Rate ( $A_{IN}$  = 10.3 MHz, 105 MSPS Grade)  $A_{IN} = -0.5$  dBFS Differential, 1 V p-p Analog Input Range)



Figure 29. Two-Tone Intermodulation Distortion





Figure 30. Two-Tone Intermodulation Distortion (10 MHz, 11 MHz; 1 V p-p, FS = 40 MSPS)



Figure 31. SINAD and SFDR vs. Encode Rate ( $A_{IN}$  = 10.3 MHz, 65 MSPS Grade)  $A_{IN} = -0.5$  dBFS Differential, 1 V p-p Analog Input Range







Figure 33. IV<sub>D</sub> and IV<sub>DD</sub> vs. Encode Rate (A<sub>IN</sub> = 10.3 MHz, @ -0.5 dBFS),  $-65$  MSPS/ $-105$  MSPS Grade CI = 5 pF





Figure 35. SINAD and SFDR vs. Encode Pulse Width High,  $A_{IN} = -0.5$  dBFS Single-Ended, 1 V p-p Analog Input Range 65 MSPS



Figure 36. Gain Error vs. Temperature,  $A_{IN} = 10.3$  MHz, -65 MSPS Grade, –105 MSPS Grade, 1 V p-p





02001-040

02001-041





Figure 41. Typical DNL Plot, 10.3 MHz AIN @ 80 MSPS

# <span id="page-17-1"></span><span id="page-17-0"></span>THEORY OF OPERATION

The AD9218 ADC architecture is a bit-per-stage pipeline-type **ANALOG INPUT**  converter utilizing switch capacitor techniques. These stages determine the 7 MSBs and drive a 3-bit flash. Each stage provides sufficient overlap and error correction, allowing optimization of comparator accuracy. The input buffers are differential, and both sets of inputs are internally biased. This allows the most flexible use of ac-coupled or dc-coupled and differential or single-ended input modes. The output staging block aligns the data, carries out the error correction, and feeds the data to output buffers. The set of output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. There is no discernible difference in performance between the two channels.

## **USING THE AD9218 ENCODE INPUT**

Any high speed ADC is extremely sensitive to the quality of the sampling clock provided by the user. A track-and-hold circuit is essentially a mixer. Any noise, distortion, or timing jitter on the clock is combined with the desired signal at the analog-todigital output. For that reason, considerable care has been taken in the design of the ENCODE input of the AD9218, and the user is advised to give commensurate thought to the clock source. The ENCODE input is fully TTL/CMOS compatible.

## <span id="page-17-2"></span>**DIGITAL OUTPUTS**

<span id="page-17-3"></span>The digital outputs are TTL/CMOS compatible for lower power consumption. During power-down, the output buffers transition to a high impedance state. A data format selection option supports either twos complement (set high) or offset binary output (set low) formats.

The analog input to the AD9218 is a differential buffer. For best dynamic performance, impedance at  $A_{IN}$  and  $A_{IN}$  should match. Special care was taken in the design of the analog input section of the AD9218 to prevent damage and data corruption when the input is overdriven. The nominal input range is 1.024 V p-p. Optimum performance is obtained when the part is driven differentially where common-mode noise is minimized and even-order harmonics are reduced. [Figure 42](#page-17-2) shows an example of the AD9218 being driven differentially via a wideband RF transformer for ac-coupled applications. As shown in [Figure 43](#page-17-3), applications that require dc-coupled differential drives can be accommodated using the AD8138 differential output op amp.



Figure 42. Using a Wideband Transformer to Drive the AD9218



A stable and accurate 1.25 V voltage reference is built into the AD9218 (VREF OUT). Typically, the internal reference is used by strapping Pin 5 ( $REF<sub>IN</sub>A$ ) and Pin 7 ( $REF<sub>IN</sub>B$ ) to Pin 6 encoder applications. (REF OUT). The input range for each channel can be adjusted independently by varying the reference voltage inputs applied to the AD9218. No appreciable degradation in performance occurs when the reference is adjusted ±5%. The full-scale range of the ADC tracks reference voltage, which changes linearly (a 5% change in VREF results in a 5% change in full scale).

The AD9218 provides latched data outputs, with five pipeline delays. Data outputs are available one propagation delay  $(t_{PD})$ after the rising edge of the encode command (see [Figure 2](#page-5-1)  through [Figure 4\). T](#page-6-0)he length of the output data lines and loads placed on them should be minimized to reduce transients within the AD9218. These transients can detract from the dynamic performance of the converter.

The minimum guaranteed conversion rate is 20 MSPS. At clock rates below 20 MSPS, dynamic performance degrades.

### <span id="page-18-2"></span>**USER SELECT OPTIONS**

Two pins are available for a combination of operational modes, enabling the user to power down both channels, excluding the reference, or just the B channel. Both modes place the output buffers in a high impedance state. Recovery from a power-down state is accomplished in 10 clock cycles following power-on.

The other option allows the user to skew the B channel output data by one-half a clock cycle. In other words, if two clocks are fed to the AD9218 and are 180 degrees out of phase, enabling the data align allows Channel B output data to be available at the rising edge of Clock A. If the same encode clock is provided to both channels and the data align pin is enabled, output data from Channel B is 180 degrees out of phase with respect to Channel A. If the same encode clock is provided to both channels and the data align pin is disabled, both outputs are delivered on the same rising edge of the clock.

### <span id="page-18-1"></span><span id="page-18-0"></span>**VOLTAGE REFERENCE APPLICATION INFORMATION**

The wide analog bandwidth of the AD9218 makes it very attractive for a variety of high performance receiver and encoder applications. [Figure 44](#page-18-2) shows the dual ADC in a typical low cost I and Q demodulator implementation for cable, satellite, or wireless LAN modem receivers. The excellent dynamic performance of the ADC at higher analog input frequencies and encode rates lets users employ direct IF sampling techniques. IF sampling eliminates or simplifies analog mixer and filter stages to reduce total system cost and power.



Figure 44. Typical I/Q Demodulation Scheme

# <span id="page-19-0"></span>AD9218/AD9288 CUSTOMER PCB BOM

**Table 8. Bill of Materials** 



<sup>1</sup> P2, P3 are implemented as one physical 80-lead connector SAMTEC TSW-140-08-L-D-RA.<br><sup>2</sup> AD9288/PCB populated with AD9288-100, AD9218-65/PCB populated with AD9218-65, AD9218-105/PCB populated with AD9218-105.<br><sup>3</sup> To use

# <span id="page-20-1"></span><span id="page-20-0"></span>EVALUATION BOARD

The AD9218/AD9288 customer evaluation board offers an easy way to test the AD9218 or the AD9288. The compatible pinout of the two parts facilitates the use of one PCB for testing either part. The PCB requires power supplies, a clock source, and a filtered analog source for most ADC testing required.

## **POWER CONNECTOR**

Power is supplied to the board via a detachable 12-lead power strip. The minimum 3 V supplies required to run the board are V<sub>D</sub>, V<sub>DL</sub>, and V<sub>DD</sub>. To allow the use of the optional amplifier path, ±5 V supplies are required.

### **ANALOG INPUTS**

Each channel has an independent analog path that uses a wideband transformer to drive the ADC differentially from a single-ended sine source at the input SMAs. The transformer paths can be bypassed to allow the use of a dc-coupled path using two AD8138 op amps with a simple board modification. The analog input should be band-pass filtered to remove any harmonics in the input signal and to minimize aliasing.

### **VOLTAGE REFERENCE**

The AD9218 has an internal 1.25 V voltage reference; an external reference for each channel can be employed instead by connecting two external voltage references at the power connector and setting jumpers at E18 and E19. The evaluation board is shipped configured for internal reference mode.

## **CLOCKING**

Each channel can be clocked by a common clock input at SMA inputs ENCODE A and ENCODE B. The channels can also be clocked independently by a simple board modification. The clock input should be a low jitter sine source for maximum performance.

## **DATA OUTPUTS**

The data outputs are latched on board by two 10-bit latches and drive an 8-lead connector, which is compatible with the dualchannel FIFO board that is available from Analog Devices, Inc. This board, together with ADC analyzer software, can greatly simplify ADC testing.

### **DATA FORMAT/GAIN**

The DFS/GAIN pin can be biased for desired operation at the DFS jumper located at the S1, S2 jumpers.

### **TIMING**

Timing on each channel can be controlled, if needed, on the PCB. Clock signals at the latches or the data ready signals that go to the output 80-lead connector can be inverted if required. Jumpers also allow for biasing of Pin S1 and Pin S2 for powerdown and timing alignment control.

## **TROUBLESHOOTING**

If the board does not seem to be working correctly, try the following:

- Verify power at the IC pins.
- Check that all jumpers are in the correct position for the desired mode of operation.
- Verify that VREF is at 1.23 V.
- Try running encode clock and analog inputs at low speeds (20 MSPS/1 MHz) and monitor the LCX821 outputs, DAC outputs, and ADC outputs for toggling.

The AD9218 evaluation board is provided as a design example for customers of Analog Devices. Analog Devices makes no warranties, express, statutory, or implied, regarding merchantability or fitness for a particular purpose.



Rev. C | Page 22 of 28



Figure 46. PCB Schematic (Continued)

AD9218



Figure 47. Top Silkscreen Figure 50. Split Power Plane









Figure 48. Top Routing **Figure 51. Bottom Routing** 



02001-050

02001-051

02001-052

02001-048

# <span id="page-24-1"></span><span id="page-24-0"></span>OUTLINE DIMENSIONS



Dimensions shown in millimeters

### **ORDERING GUIDE**

<span id="page-24-3"></span>

<span id="page-24-2"></span> $1 Z = Pb$ -free part.

# **NOTES**

# **NOTES**

# **NOTES**

**©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02001-0-12/06(C)** 



www.analog.com

Rev. C | Page 28 of 28