SDAS083C - APRIL 1982 - REVISED MARCH 2002

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- pnp Inputs Reduce dc Loading on Data Lines

#### description


These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

SN54ALS373A, . . . J OR W PACKAGE SN54AS373 . . . J PACKAGE SN74ALS373A, SN74AS373 . . . DW, N, OR NS PACKAGE (TOP VIEW)



SN54ALS373A, SN54AS373 . . . FK PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**


TA	PACI	KAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ALS373AN	SN74ALS373AN
	PDIP = N	Tube	SN74AS373N	SN74AS373N
		Tube	SN74ALS373ADW	A1 C272 A
0°C to 70°C	SOIC - DW	Tape and reel	SN74ALS373ADWR	ALSS/SA
0 0 10 70 0	SOIC - DW	Tube	SN74AS373DW	A C 2 7 2
		Tape and reel	SN74ALS373AN SN74ALS373. SN74AS373N SN74AS373N SN74ALS373ADW eel SN74ALS373ADWR eel SN74AS373DWR eel SN74AS373DWR SN74ALS373ANSR ALS373A SN74AS373NSR 74AS373 SNJ54ALS373AJ SNJ54ALS373. SNJ54ALS373AW SNJ54ALS373. SNJ54ALS373AW SNJ54ALS373. SNJ54ALS373AW SNJ54ALS373. SNJ54ALS373AFK SNJ54ALS373.	A5373
	SOP – NS	Tape and reel	SN74ALS373ANSR	ALS373A
	30F - N3	rape and reer	SN74AS373NSR	74AS373
	CDIP – J	Tube	SNJ54ALS373AJ	SNJ54ALS373AJ
	CDIP = J	Tube	SNJ54AS373J	SNJ54AS373J
–55°C to 125°C	o 125°C CFP – W Tube		SNJ54ALS373AW	SNJ54ALS373AW
	LCCC – FK Tube		SNJ54ALS373AFK	SNJ54ALS373AFK
	LCCC - FK	Tube	SNJ54AS373FK	SNJ54AS373FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	Χ	Χ	Z

## logic diagram (positive logic)



To Seven Other Channels

SDAS083C - APRIL 1982 - REVISED MARCH 2002

# absolute maximum ratings over operating free-air temperature range (SN54ALS373A, SN74ALS373A) (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub>		7 V
Voltage applied to any output in the high state of		
Package thermal impedance, $\theta_{JA}$ (see Note 1):	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T <sub>sta</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		SNS	4ALS37	3A	SN74ALS373A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	V
ІОН	High-level output current			-1			-2.6	mA
loL	Low-level output current			12			24	mA
TA	Operating free-air temperature	<b>–</b> 55		125	0		70	°C

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54ALS373A		SN74ALS373A		UNIT
		MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency					MHz
t <sub>W</sub>	Pulse duration, LE high	12		10		ns
t <sub>su</sub>	Setup time, data before LE↓	10		10		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	7		7		ns



SDAS083C - APRIL 1982 - REVISED MARCH 2002

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST 00	NUDITIONS	SNS	4ALS37	3A	SN7	4ALS37	3A	UNIT
PARAMETER	lESI CC	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.5			-1.5	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
Voн	V <sub>CC</sub> = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	vCC = 4.5 v	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Voi	V00 = 4.5.V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	<b>-</b> ∨ I
VOL	V <sub>CC</sub> = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 \text{ V}$			-20			-20	μΑ
l <sub>l</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
Ι <sub>ΙL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
IO <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
	V <sub>CC</sub> = 5.5 V	Outputs high		9	16		9	16	mA
<sup>I</sup> cc		Outputs low		16	25		16	25	
		Outputs disabled		17	27		17	27	

 $<sup>\</sup>overline{\dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub> R <sup>2</sup> R2	_ = 50 pl l = 500 Ω 2 = 500 Ω	2,	,	UNIT
			SN54AL	S373A	SN74AL	S373A	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	0	2	17	2	12	ns
t <sub>PHL</sub>	U	Q	1	19	4	16	115
t <sub>PLH</sub>	LE	A O	6	29	6	22	ns
<sup>t</sup> PHL	LL	Any Q	1	27	7	23	115
<sup>t</sup> PZH	ŌĒ	A O	6	22	1	18	no
t <sub>PZL</sub>	UE	Any Q	5	24	5	20	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	2	16	1	10	ns
t <sub>PLZ</sub>	OE .	Ally Q	2	24	2	12	HS

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.

SDAS083C - APRIL 1982 - REVISED MARCH 2002

# absolute maximum ratings over operating free-air temperature range (SN54AS373, SN74AS373) (unless otherwise noted)

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub>		7 V
Voltage applied to any output in the high state o	or power-off state	5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 1):	DW package	58°C/W
•••	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T <sub>sta</sub>		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SI	N54AS37	3	SN74AS373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			8.0	V
ЮН	High-level output current			-12			-15	mA
loL	Low-level output current			32			48	mA
TA	Operating free-air temperature	<b>–</b> 55		125	0		70	°C

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AS373		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency					MHz
t <sub>W</sub>	Pulse duration, LE high	5.5*		4.5*		ns
t <sub>su</sub>	Setup time, data before LE↓	2*		2*		ns
t <sub>h</sub>	Hold time, data after LE↓	3*		3*		ns

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



NOTE 2: The package thermal impedance is calculated in accordance with JESD 51-7.

SDAS083C - APRIL 1982 - REVISED MARCH 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST 00	TEST CONDITIONS		154AS37	3	SN	174AS37	'3	LINUT
PARAMETER	lesi cc	פאטוווטאכ	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			
Voн	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.4	3.2					V
	vCC = 4.5 v	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
Vai	V00 - 4 5 V	I <sub>OL</sub> = 32 mA		0.27	0.5				٧
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA					0.32	0.5	٧
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 \text{ V}$			-50			-50	μΑ
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
IΙL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V		-0.02	-0.5		-0.02	-0.5	mA
IO <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
	V <sub>CC</sub> = 5.5 V	Outputs high		55	90		55	90	mA
<sup>I</sup> cc		Outputs low		55	85		55	85	
		Outputs disabled		65	100		65	100	

 $<sup>\</sup>overline{\dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>l</sub> R' R:	CC = 4.5 L = 50 pF I = 500 Ω 2 = 500 Ω \ = MIN t	<u>),</u> <u>),</u>	',	UNIT
			SN54A	S373	SN74A	S373	
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D		3	9	3.5	6	ns
<sup>t</sup> PHL	U	Q	3	8	3.5	6	115
<sup>t</sup> PLH	LE	A O	6.5	14.5	6.5	11.5	ns
<sup>t</sup> PHL	LL	Any Q	5	9	5	7.5	115
<sup>t</sup> PZH	ŌĒ	A O	2	7.5	2	6.5	no
<sup>t</sup> PZL	OE .	Any Q	4.5	10.5	4.5	9.5	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	3	10	3	6.5	no
t <sub>PLZ</sub>	OE .	Ally Q	3	8	3	7	ns

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I<sub>OS</sub>.

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
83020012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83020012A SNJ54ALS 373AFK	Samp
8302001RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8302001RA SNJ54ALS373AJ	Samp
JM38510/37203B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 37203B2A	Samp
JM38510/37203BRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 37203BRA	Samp
M38510/37203B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 37203B2A	Samp
M38510/37203BRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 37203BRA	Samp
SN54ALS373AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54ALS373AJ	Samp
SN74ALS373ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	G373A	Samp
SN74ALS373ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samp
SN74ALS373ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samp
SN74ALS373ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samj
SN74ALS373AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS373AN	Sam
SN74ALS373ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samj
SN74AS373DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS373	Sam
SN74AS373N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS373N	Sam
SN74AS373NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74AS373	Sam
SNJ54ALS373AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83020012A SNJ54ALS	Sam



#### PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	1					` ,	` .	` ,		373AFK	
SNJ54ALS373AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8302001RA SNJ54ALS373AJ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS373A, SN74ALS373A:



### **PACKAGE OPTION ADDENDUM**

6-Feb-2020

● Catalog: SN74ALS373A

■ Military: SN54ALS373A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS373ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ALS373ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS373ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AS373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

www.ti.com 6-May-2017



\*All dimensions are nominal

7 til dilliciololio are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS373ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74ALS373ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS373ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AS373NSR	SO	NS	20	2000	367.0	367.0	45.0

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated