



## FAN54040 — FAN54047 USB-OTG, 1.55 A, Li-Ion Switching Charger with Power Path and 2.3 A Production Test Support

## Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Pow er Path Circuit Ensures Fast System Startup with a Dead Battery when VBUS is Connected
- 1.55 A Maximum Charge Current
- Float Voltage Accuracy:
  - ±0.5% at 25°C
  - ±1% from 0 to 125°C
- ±5% Input and Charge Current Regulation Accuracy
- Temperature-Sense Input Prevents Auto-Charging for JEITA Compliance
- Thermal Regulation and Shutdow n
- 4.2 V at 2.3 A Production Test Mode
- 5 V, 500 mA Boost Mode for USB OTG
- 28 V Absolute Maximum Input Voltage
- 6 V Maximum Input Operating Voltage
- Programmable through High-Speed I<sup>2</sup>C Interface (3.4 Mb/s) with Fast Mode Plus Compatibility
  - Input Current
  - Fast-Charge / Termination Current
  - Float Voltage
  - Termination Enable
- 3 MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint 1 µH External Inductor
- Safety Timer with Reset Control
- Dynamic Input Voltage Control
- Very Low Battery Current when Charger Inactive

## **Applications**

- Cell Phones, Smart Phones, PDAs
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

All trademarks are the property of their respective owners.

## Description

The FAN5404X family includes  $1^{2}$ C controlled 1.55 A USBcompliant switch-mode chargers with power path operation and USB OTG boost operation. Integrated with the charger, the IC supports production test mode, which provides 4.2 V at up to 2.3 A to the system.


To facilitate fast system startup, the IC includes a power path circuit, which disconnects the battery from the system rail, ensuring that the system can power up quickly following a VBUS connection. The power path circuit ensures that the system rail stays up when the charger is plugged in, even if the battery is dead or shorted.

The charging parameters and operating modes are programmable through an  $1^2$ C Interface that operates up to 3.4 Mbps. The charger and boost regulator circuits switch at 3 MHz to minimize the size of external passive components.

The FAN5404X provides battery charging in three phases: conditioning, constant current, and constant voltage. The integrated circuit automatically restarts the charge cycle when the battery falls below a voltage threshold. If the input source is removed, the IC enters a high-impedance mode blocking battery current from leaking to the input. Charge status is reported back to the host through the I<sup>2</sup>C port.

Dynamic input voltage control prevents a weak adapter's voltage from collapsing, ensuring charging capability from such adapters.

The FAN5404X is available in a 25-bump, 0.4 mm pitch, WLCSP package.



FAN54040 - I
FAN54047 (
USB-OTG,1.55 A
USB-OTG, 1.55 A Li-lon Switching
$\mathbf{\circ}$
Charger with Power
Path and
2.3 A Proc
duction Te
∍st Support

## **Ordering Information**

Part Number	Temperature Range	Package	PN Bits: IC_INFO[5:3]	Packing Method
FAN54040UCX			000	
FAN54041UCX		25-Bump, Wafer-Level Chip-Scale Package (WLCSP), 0.4 mm Pitch	001	
FAN54042UCX <sup>(1)</sup>	-40 to 85°C Chi (1) (WLC		010	Tape and Reel
FAN54045UCX <sup>(1)</sup>			101	Tape and neer
FAN54046UCX <sup>(1)</sup>		CX <sup>(1)</sup>		110
FAN54047UCX	1		110	

Note:

1. Contact ON Semiconductor Sales for availability.

## Table 1. Feature Comparison Summary

Part Number	Slave Address	Automatic Charge	Battery Absent Behavior	E1 Pin
FAN54040	1101011	Yes	Off	POK_B
FAN54041	1101011	No	Off	POK_B
FAN54042	1101011	Yes	On	POK_B
FAN54045	1101011	No	Off	ILIM
FAN54046	1101011	No	On	ILIM
FAN54047	1101011	Yes	On	ILIM




Figure 2.	IC and	System	Block	Diagram

## Table 2. Recommended External Components

Component	Description	Vendor	Parameter	Тур.	Unit
L1	1 μH, 20%, 2.2 A, 2016	Taiyo Yuden MAKK2016T1R0M	L	1.0	μH
LI	ΤμΠ, 20%, 2.2 Α, 2010	or Equivalent	DCR (Series R)	75	mΩ
CBAT, CSYS	10 µF, 20%, 6.3 V, X5R, 0603	Murata: GRM188R60J106M TDK: C1608X5R0J106M	С	10	μF
C <sub>MID</sub>	4.7 μF, 10%, 6.3 V, X5R, 0603	Murata: GRM188R60J475K TDK: C1608X5R0J475K	C <sup>(2)</sup>	4.7	μF
C <sub>BUS</sub> ,	1.0 μF, 10%, 25 V, X5R, 0603	Murata GRM188R61E105K TDK:C1608X5R1E105M	С	1.0	μF
Q5	PMOS,12 V, 16 m $\Omega$ , MLP2x2	ON Semiconductor FDMA905P	R <sub>DS(ON)</sub>	16	mΩ
CREF	1 μF, 10%, 6.3 V, X5R, 0402		С	1.0	μF

Note:

2. 6.3 V rating is sufficient for  $C_{MID}$  since PMID is protected from over-voltage surges on VBUS by Q3.

## **Pin Configuration**




Figure 3. Top View




Figure 4. Bottom View

## **Pin Definitions**

E1ILIMcurrent is limited to 100 mA maximum. When HiGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the IsusLIM bits.A2 - D2PGNDPower Ground. Pow er return for gate drive and pow er transistors. The connection from this pin to the bottom of C <sub>MID</sub> should be as short as possible.E2AGNDAnalog Ground. All IC signals are referenced to this node.A3 - C3SWSwitching Node. Connect to output inductor.D3 - E3SYSSystem Supply. Output voltage of the switching charger and input to the pow er path controller. Bypass SYS to PGND with a 10 μF capacitor.A4 - C4PMIDPower Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.D4 - E4VBATBattery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor.A5 - B5VBUSCharger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.	Pin #	Name	Description
C1         Disable. If this pin is held HiGH, Q1 and Q3 are turned off, creating a HiGH Z condition at VBUS and the PWM converter is disabled.           D1         STAT         Status. Open-drain output indicating charge status. The IC pulls this pin LOW when charge is in progress; can be used to signal the host processor when a fault condition occurs.           E1         POK_B         har sisen above V <sub>LOW</sub> . This signal is used to signal the host processor when a fault condition occurs.           E1         POK_B         har sisen above V <sub>LOW</sub> . This signal is used to signal the host processor that it can begin to draw significant current.           E1         ILIM         Input Current Limit (FAN54045-7). Controls input current limit in Auto-Charge Mode. When LOW, input current is limited to 100 mA maximum. When HIGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the kusuh bits.           A2 - D2         PGND         Power Ground. Pow er return for gate drive and pow er transistors. The connection from this pin to the bottom of CMID should be as short as possible.           E2         AGND         Analog Ground. All IC signals are referenced to this node.           A3 - C3         SW         Switching Node. Connect to output inductor.           D3 - E3         SYS         System Supply. Output voltage of the switching charger and input to the pow er path controller. Bypass SYS to PGND with a 10 µF capacitor.           A4 - C4         PMID         Power Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense.	A1	SDA	I <sup>2</sup> C Interface Serial Data. This pin should not be left floating.
CI         Dis         the PWM converter is disabled.           D1         STAT         Status. Open-drain output indicating charge status. The IC pulls this pin LOW when charge is in progress; can be used to signal the host processor when a fault condition occurs.           E1         POK_B         Power OK (FAN54040-2). Open-drain output that pulls LOW when VBUS is plugged in and the battery has risen above VLOW. This signal is used to signal the host processor that it can begin to draw significant current.           E1         ILIM         Input Current Limit (FAN54045-7). Controls input current limit in Auto-Charge Mode. When LOW, input current is limited to 100 mA maximum. When HIGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the leusum bits.           A2 - D2         PGND         Power Ground. Power return for gate drive and power transistors. The connection from this pin to the bottom of CMD should be as short as possible.           E2         AGND         Analog Ground. All IC signals are referenced to this node.           A3 - C3         SW         Switching Node. Connect to output inductor.           D3 - E3         SYS         System Supply. Output voltage of the switching charger and input to the power path controller. Bypass SYS to PGND with a 10 μF capacitor.           A4 - C4         PMID         Power Input Voltage. Power input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.           D4 - E4         VBAT         Battery Voltage. Connect to t	B1	SCL	I <sup>2</sup> C Interface Serial Clock. This pin should not be left floating.
D1       STAT       progress; can be used to signal the host processor when a fault condition occurs.         E1       POK_B       Power OK (FANS4040-2). Open-drain output that pulls LOW when VBUS is plugged in and the battery has risen above VLow. This signal is used to signal the host processor that it can begin to draw significant current.         E1       ILIM       Input Current Limit (FANS4045-7). Controls input current limit in Auto-Charge Mode. When LOW, input current is limited to 100 mA maximum. When HIGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the leusum bits.         A2 - D2       PGND       Power Ground. Power return for gate drive and power transistors. The connection from this pin to the bottom of CMID should be as short as possible.         E2       AGND       Analog Ground. All IC signals are referenced to this node.         A3 - C3       SW       Switching Node. Connect to output inductor.         D3 - E3       SYS       System Supply. Output voltage of the sw itching charger and input to the power path controller. Bypass SYS to PGND with a 10 µF capacitor.         A4 - C4       PMID       Power Input Voltage. Power input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 µF, 6.3 V capacitor to PGND.         D4 - E4       VBAT       Battery Voltage connect to the positive (+) terminal of the battery pack. Bypass with a 10 µF capacitor to PGND.         C5       GATE       External MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transisto	C1	DIS	
E1       POK_B       has risen above V <sub>LOW</sub> . This signal is used to signal the host processor that it can begin to draw significant current.         E1       ILIM       Input Current Limit (FAN54045-7). Controls input current limit in Auto-Charge Mode. When LOW, input current is limited to 100 mA maximum. When HIGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the leusum bits.         A2 - D2       PGND       Power Ground. Pow er return for gate drive and pow er transistors. The connection from this pin to the bottom of C <sub>MD</sub> should be as short as possible.         E2       AGND       Analog Ground. All IC signals are referenced to this node.         A3 - C3       SW       Switching Node. Connect to output inductor.         D3 - E3       SYS       System Supply. Output voltage of the sw itching charger and input to the pow er path controller. Bypass SYS to PGND with a 10 μF capacitor.         D4 - E4       VBAT       Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND.         C5       GATE       External MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to and the drain should be connected to VBAT.         D5       NTC       Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto-charging when the battery temperature is outside of permitted fast-charge limits.	D1	STAT	
E1ILMcurrent is limited to 100 mA maximum. When HiGH, input current is limited to 500 mA. In 32-Second Mode, the input current limit is set by the lausuM bits.A2 - D2PGNDPower Ground. Pow er return for gate drive and pow er transistors. The connection from this pin to the bottom of CMID should be as short as possible.E2AGNDAnalog Ground. All IC signals are referenced to this node.A3 - C3SWSwitching Node. Connect to output inductor.D3 - E3SYSSystem Supply. Output voltage of the switching charger and input to the power path controller. Bypass SYS to PGND with a 10 μF capacitor.A4 - C4PMIDPower Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.D4 - E4VBATBattery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND. VBAT is a pow er path connection.A5 - B5VBUSCharger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.C5GATEExternal MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.D5NTCThermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto- charging when the battery temperature is outside of permitted fast-charge limits.	E1	POK_B	has risen above VLOWV. This signal is used to signal the host processor that it can begin to draw
A2 - D2       PGND       bottom of C <sub>MID</sub> should be as short as possible.         E2       AGND       Analog Ground. All IC signals are referenced to this node.         A3 - C3       SW       Switching Node. Connect to output inductor.         D3 - E3       SYS       System Supply. Output voltage of the switching charger and input to the power path controller. Bypass SYS to PGND with a 10 μF capacitor.         A4 - C4       PMID       Power Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.         D4 - E4       VBAT       Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND. VBAT is a pow er path connection.         A5 - B5       VBUS       Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.         C5       GATE       External MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.         D5       NTC       Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto-charging when the battery temperature is outside of permitted fast-charge limits.	E1	ILIM	
A3 - C3       SW       Switching Node. Connect to output inductor.         D3 - E3       SYS       System Supply. Output voltage of the switching charger and input to the power path controller. Bypass SYS to PGND with a 10 μF capacitor.         A4 - C4       PMID       Power Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.         D4 - E4       VBAT       Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND.         A5 - B5       VBUS       Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.         C5       GATE       External MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to SYS and the drain should be connected to VBAT.         D5       NTC       Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto-charging when the battery temperature is outside of permitted fast-charge limits.	A2 – D2	PGND	
D3 - E3SYSSystem Supply. Output voltage of the sw itching charger and input to the power path controller. Bypass SYS to PGND with a 10 μF capacitor.A4 - C4PMIDPower Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.D4 - E4VBATBattery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND. VBAT is a pow er path connection.A5 - B5VBUSCharger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.C5GATEExternal MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.D5NTCThermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto- charging when the battery temperature is outside of permitted fast-charge limits.	E2	AGND	Analog Ground. All IC signals are referenced to this node.
DS = ESSYSSYS to PGND with a 10 μF capacitor.A4 - C4PMIDPower Input Voltage. Pow er input to the charger regulator, bypass point for the input current sense. Bypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.D4 - E4VBATBattery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND. VBAT is a pow er path connection.A5 - B5VBUSCharger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.C5GATEExternal MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.D5NTCThermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto- charging when the battery temperature is outside of permitted fast-charge limits.	A3 – C3	SW	Switching Node. Connect to output inductor.
H4 = C4PivilidBypass with a minimum of a 4.7 μF, 6.3 V capacitor to PGND.D4 - E4VBATBattery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μF capacitor to PGND. VBAT is a pow er path connection.A5 - B5VBUSCharger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.C5GATEExternal MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.D5NTCThermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto- charging when the battery temperature is outside of permitted fast-charge limits.	D3 – E3	SYS	
D4 - L4       VBAT       to PGND. VBAT is a pow er path connection.         A5 - B5       VBUS       Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 μF capacitor to PGND.         C5       GATE       External MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.         D5       NTC       Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto-charging when the battery temperature is outside of permitted fast-charge limits.	A4 – C4	PMID	
C5       GATE       External MOSFET Gate. This pin controls the gate of an external P-channel MOSFET transistor used to augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.         D5       NTC       Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto-charging when the battery temperature is outside of permitted fast-charge limits.	D4 – E4	VBAT	
C5       GATE       augment the internal ideal diode. The source of the P-channel MOSFET should be connected to SYS and the drain should be connected to VBAT.         D5       NTC       Thermistor input. The IC compares this node with taps on a resistor divider from REF to inhibit auto-charging when the battery temperature is outside of permitted fast-charge limits.	A5 – B5	VBUS	Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 $\mu$ F capacitor to PGND.
charging when the battery temperature is outside of permitted fast-charge limits.	C5	GATE	
E5 REF Reference Voltage. REF is a 1.8 V regulated output.	D5	NTC	
	E5	REF	Reference Voltage. REF is a 1.8 V regulated output.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	F	Parameter		Min.	Max.	Unit	
VBUS	Voltage on VBUS Pin		-0.3	28.0	V		
A BO2	Voltage of VBCS Till	Pulsed, 100 ms Max	imum Non-Repetitive	-1.0	28.0 7.0 7.0 6.5 <sup>(3)</sup> 4 2000 500 15 8 +150 +150	v	
V	Voltage on PMID Voltage Pin			-0.3	7.0	V	
V I	Voltage on SW, SYS, VBAT, STA	T, DIS Pins		-0.3	28.0 7.0 7.0 6.5 <sup>(3)</sup> 4 000 500 15 8 +150	v	
Vo	Voltage on Other Pins			-0.3	6.5 <sup>(3)</sup>	V	
dV <sub>BUS</sub> dt	Maximum V <sub>BUS</sub> Slope Above 5.5 V	ve 5.5 V w hen Boost or Charger Active			4	V/μs	
	Electrostatic Discharge Human Body Model per JESD22-A114			2000		v	
ESD	Protection Level	Charged Device Mo	del per JESD22-C101	5	00	v	
LOD	EC 61000-4-2 System ESD <sup>(4)</sup>	USB Connector Air Gap		·	28.0 7.0 7.0 6.5 <sup>(3)</sup> 4 2000 500 15 8 +150 +150	kV	
		Pins (V <sub>BUS</sub> to GND)	Contact		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ιν	
TJ	Junction Temperature	nction Temperature			+150	°C	
T <sub>STG</sub>	Storage Temperature			-65	+150	°C	
TL	Lead Soldering Temperature, 10	Seconds			+260	°C	

Note:

3. Lesser of 6.5 V or  $V_1$  + 0.3 V.

4. Guaranteed if  $C_{BUS} \ge 1 \ \mu F$  and  $C_{MID} \ge 4$ .  $7 \mu F$ .

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Max.	Unit
V <sub>BUS</sub>	Supply Voltage		4	6	V
V <sub>BAT(MAX)</sub>	Maximum Battery Voltage when Boost enabled			4.5	V
_dV <sub>BUS</sub>	Negative VBUS Slew Rate during VBUS Short Circuit,	T <sub>A</sub> <u>≤</u> 60°C		4.5 4 2	V/us
dt	$C_{MID} \leq 4.7 \ \mu\text{F}$ , see VBUS Short While Charging	$T_A \ge 60^{\circ}C$		2	v/µ5
TA	Ambient Temperature		-30	+85	°C
TJ	Junction Temperature (see Thermal Regulation and Prote	ection section)	-30	+120	°C

## **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature  $T_{J(max)}$  at a given ambient temperature  $T_{A}$ . For measured data, see Table 18.

Symbol	Parameter	Typical	Unit
θја	Junction-to-Ambient Thermal Resistance (see also Figure 18)	50	°C/W
$\theta_{JB}$	Junction-to-PCB Thermal Resistance	20	°C/W

## **Electrical Specifications**

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}$ =5.0 V; HZ\_MODE; OPA\_MODE=0; (Charge Mode); SCL, SDA=0 or 1.8 V; and typical values are for  $T_J$ =25°C.

Symbol	Parameter	Conditi	ons	Min.	Тур.	Max.	Uni
Power Supp	lies	1				1	1
		$V_{BUS} > V_{BUS(min)}, PWM$	Sw itching		10		mA
lvвus	VBUS Current	$V_{BUS} > V_{BUS(min)}; V_{BAT}$ I <sub>BUSLIM</sub> =100 mA	> V <sub>OREG</sub>		2.5		mA
		0°C < TJ < 85°C, HZ_ V <sub>BAT</sub> < V <sub>LOWV</sub> , 32S Mo				280	μA
BAT_HZ	Battery Discharge Current in High- Impedance Mode	DIS=1, or HZ_MODE= V <sub>BUS</sub> =0, 5 V or Floating			<1	10	μA
BUS_HZ	Battery Leakage Current to V <sub>BUS</sub> in High-Impedance Mode	DIS=1, or HZ_MODE= V <sub>BUS</sub> Shorted to Grour		-5.0	-0.2		μA
Charger Vol	tage Regulation	•					
	Charge Voltage Range			3.5		4.4	V
VOREG		T <sub>A</sub> =25°C		-0.5		+0.5	%
	Charge Voltage Accuracy	T <sub>J</sub> =0 to 125°C		-1		+1	%
Charging Cu	urrent Regulation						1
			IO_LEVEL=0	550		1550	mA
<b>I</b> OCHRG	Output Charge Current Range	$V_{LOWV} < V_{BAT} < V_{OREG}$	IO LEVEL=1	290	340	390	mA
	Charge Current Accuracy	IO LEVEL=0	—	-5		+5	%
Neak Batter	y Detection	_					
VLOWV	Weak Battery Threshold Range			3.4	1	3.7	V
	Weak Battery Threshold Accuracy			-5		+5	%
	Weak Battery Deglitch Time	Rising Voltage, 2 mV		30		ms	
Logic Level	s : DIS, SDA, SCL		0.0.00				
VIH	High-Level Input Voltage			1.05			V
VIL	Low -Level Input Voltage					0.4	v
	Input Bias Current	Input Tied to GND or	Voue		0.01	1.00	μA
	mination Detection		V BUS		0.01	1.00	μ
Sharge Terr	Termination Current Range	VALLA VAREA VALLA		50	r –	400	mA
		$V_{BAT} > V_{OREG} - V_{RCH}, V_{BUS} > V_{SLP}$ $h_{ERM}$ Setting $\leq 100$ mA $h_{ERM}$ Setting $\geq 200$ mA					110-
(TERM)	Termination Current Accuracy			-15 -5		+15	%
	Tauria atiana Origina Davita h. Taur	TERM Setting $\geq 200 \text{ mm}$	4	-5		+5	
David v Dath	(Q4) Control				30		ms
Power Path							
			IO_LEVEL=1	290	340	390	mA
LIN	Power Path Max. Charge Current	I <sub>BUSLIM</sub> > 01, Iocharge <u>&lt;</u> 02	IO_LEVEL=0	400	450	510	mA
		Ibuslim > 01, Iocharge > 02	IO_LEVEL=0	650	725	800	mA
VTHSYS	VBAT to SYS Threshold for Q4 and	(SYS-VBAT) Falling		-6	-5	-3	m۷
	Gate Transition While Charging	(SYS-VBAT) Rising		-1	+1	2	m۷
Production	TestMode						
V <sub>BAT(PTM)</sub>	Production Test Output Voltage	$1 \text{ mA} < I_{BAT} < 2 \text{ A}, V_{BI}$	JS=5.5 V	4.116	4.200	4.284	V
· Ditti(i i iiii)							

FAN54040 - FAN54047— USB-OTG, 1.55 A Li-Ion Switching Charger with Power Path and 2.3 A Production Test Support

## Electrical Specifications (Continued)

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for  $T_J$  and  $T_A$ ;  $V_{BUS}$ =5.0 V; HZ\_MODE; OPA\_MODE=0; (Charge Mode); SCL, SDA=0 or 1.8 V; and typical values are for  $T_J$ =25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Input Power	Source Detection					
T1	T1 (0°C) Temperature Threshold		71.9	73.9	75.9	
T2	T1 (10°C) Temperature Threshold		62.6	64.6	66.6	% of
Т3	T1 (45°C) Temperature Threshold		31.9	32.9	34.9	VREF
T4	T1 (60°C) Temperature Threshold		21.3	23.3	25.3	
Input Power	Source Detection	•			•	•
VIN(MIN)1	VBUS Input Voltage Rising	To Initiate and Pass VBUS Validation		4.29	4.42	V
V <sub>IN(MIN)2</sub>	Minimum VBUS during Charge	During Charging		3.71	3.94	V
tvbus_valid	VBUS Validation Time			30		ms
V <sub>BUS</sub> Contro	l Loop	•	-			
VBUSLIM	VBUS Loop Setpoint Accuracy		-3		+3	%
Input Currer	nt Limit	•	-			
h	Charger Input Current Limit	IBUSLIM Set to 100 mA	88	93	98	m۸
BUSLIM	Threshold	IBUSLIM Set to 500 mA	450	475	500	mA
V <sub>REF</sub> Bias Ge	nerator					
V <sub>REF</sub>	Bias Regulator Voltage	$V_{BUS} > V_{IN(MIN)}$		1.8		V
VREF	Short-Circuit Current Limit			2.5		mA
Battery Rech	harge Threshold	•				
M= au	Recharge Threshold	Below V <sub>(OREG)</sub>	100	120	150	mV
V <sub>RCH</sub>	Deglitch Time	VBAT Falling Below VRCH Threshold		130		ms
STAT, POK_I	B Output	•			•	•
VSTAT(OL)	STAT Output Low	I <sub>STAT</sub> =10 mA			0.4	V
ISTAT(OH)	STAT High Leakage Current	V <sub>STAT</sub> =5 V			1	μA
Battery Dete	ction	•				
<b>I</b> DETECT	Battery Detection Current before Charge Done (Sink Current) <sup>(5)</sup>	Begins after Termination Detected		-0.8		mA
<b>t</b> DETECT	Battery Detection Time	and $V_{BAT} \leq V_{OREG} - V_{RCH}$		262		ms
Sleep Comp	arator			1	I	
V <sub>SLP</sub>	Sleep-Mode Entry Threshold, V <sub>BUS</sub> – V <sub>BAT</sub>	2.3 V $\leq$ V <sub>BAT</sub> $\leq$ V <sub>OREG</sub> , V <sub>BUS</sub> Falling	0	0.04	0.10	V
Power Switc	thes (see Figure 2)					
	Q3 On Resistance (VBUS to PMID)	I <sub>IN(LIMIT)</sub> =500 mA		180	250	
_	Q1 On Resistance (PMID to SW)			130	225	mΩ
R <sub>DS(ON)</sub>	Q2 On Resistance (SW to GND)			150	225	
- 20(0H)	Q4 On Resistance (SYS to VBAT)	V <sub>BAT</sub> =4.2 V		70	100	mΩ
ISYNC	Synchronous to Non-Synchronous Current Cut-Off Threshold <sup>(6)</sup>	Low -Side MOSFET (Q2) Cycle-by-		140		mA

FAN54040 - FAN54047— USB-OTG, 1.55 A Li-Ion Switching Charger with Power Path and 2.3 A Production Test Support

• • ·		<b>•</b> ••			_		
Symbol	Parameter	Condit	tions	Min.	Тур.	Max.	Unit
Charger PW	M Modulator						
fsw	Oscillator Frequency			2.7	3.0	3.3	MHz
DMAX	Maximum Duty Cycle					100	%
DMIN	Minimum Duty Cycle				0		%
Boost Mode	Operation (OPA_MODE=1, HZ_MOD	)E=0)					
V <sub>BOOST</sub>	Boost Output Voltage at VBUS	2.5 V < V <sub>BAT</sub> < 4.5 V 200 mA	, I <sub>LOAD</sub> from 0 to	4.80	5.07	5.20	v
V BOOST		3.0 V < V <sub>BAT</sub> < 4.5 V 500 mA	, I <sub>LOAD</sub> from 0 to	4.77	5.07	5.20	Ň
BAT(BOOST)	Boost Mode Quiescent Current	PFM Mode, V <sub>BAT</sub> =3.6	6 V, I <sub>LOAD</sub> =0		250	350	μA
LIMPK(BST)	Q2 Peak Current Limit			1350	1550	1950	mA
UVLO <sub>BST</sub>	Minimum Battery Voltage for Boost	While Boost Active			2.32		v
OVLOBSI	Operation	To Start Boost Regulator			2.48	2.70	
VBUS Load	Resistance						
D	VBUS to PGND Resistance	Normal Operation			500		kΩ
Rvbus	VBUS TO POIND Resistance	VBUS Validation			100		Ω
Protection a	nd Timers						_
	VBUS Over-Voltage Shutdow n	V <sub>BUS</sub> Rising		6.09	6.29	6.49	V
VBUSOVP	Hysteresis	V <sub>BUS</sub> Falling			100		mV
	Q1 Cycle-by-Cycle Peak Current Limit	Charge Mode			3		Α
V <sub>SHORT</sub>	Battery Short-Circuit Threshold	V <sub>BAT</sub> Rising		1.95	2.00	2.05	V
V SHOR I	Hysteresis				100		mV
ISHORT	Linear Charging Current	VBAT < VSHORT	Pow er Path		13		mA
SHORT	Lineal Gharging Gurrent	V BAT < V SHORT	Linear		30		
TSHUTDWN	Thermal Shutdown Threshold <sup>(7)</sup>	T <sub>J</sub> Rising			145		°C
ISHUIDWN	Hysteresis <sup>(</sup> 7 <sup>)</sup>	T <sub>J</sub> Falling			25		1 ~
T <sub>CF</sub>	Thermal Regulation Threshold <sup>(7)</sup>	Charge Current Reduction Begins			120		°C
tint	Detection Interval				2.1		S
toco	32-Second Timer <sup>(8)</sup>	Charger Enabled		20.5	25.2	28.0	
t325		Charger Disabled		18.0	25.2	34.0	S
t15MIN	15-Minute Timer	15-Minute Mode (FA FAN54042, FAN5404		12.0	13.5	15.0	mir
$\Delta t_{LF}$	Low - Frequency Timer Accuracy	Charger Inactive		-25		25	%

### Notes:

5. Negative current is current flowing from the battery to VBUS (discharging the battery).

6. Q2 alw ays turns on for 60 ns, then turns off if current is below  $I_{SYNC}$ .

7. Guaranteed by design; not tested in production.

8. This tolerance (%) applies to all timers on the IC, including soft-start and deglitching timers.

## I<sup>2</sup>C Timing Specifications


Guaranteed by design.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
		Standard Mode			100				
		Fast Mode			400				
f <sub>SCL</sub>	SCL Clock Frequency	Fast Mode Plus	1		1000	kHz			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$			3400				
		High-Speed Mode, $C_B \leq 400 \text{ pF}$			1700				
		Standard Mode		4.7					
t <sub>BUF</sub>	BUS-free Time between STOP and START Conditions	Fast Mode		1.3		μS			
		Fast Mode Plus		0.5		·			
		Standard Mode		4		μS			
•	START or Repeated START Hold	Fast Mode		600		ns			
thd;sta	Time	Fast Mode Plus		260		ns			
		High-Speed Mode		160		ns			
		Standard Mode		4.7		μS			
		Fast Mode		1.3		μS			
t∟ow	SCL LOW Period	Fast Mode Plus		0.5		μS			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		160		ns			
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		320		ns			
		Standard Mode		4		μS			
		Fast Mode		600		ns			
t <sub>HIGH</sub>	SCL HIGH Period	Fast Mode Plus		260		ns			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		60		ns			
		High-Speed Mode, $C_B \le 400 \text{ pF}$		120		ns			
		Standard Mode		4.7		μS			
	Repeated START Setup Time	Fast Mode		600		ns			
tsu;sta		Fast Mode Plus		260		ns			
		High-Speed Mode		160		ns			
		Standard Mode		250					
	Data Setup Time	Fast Mode		100					
tsu;dat		Fast Mode Plus		50		ns			
		High-Speed Mode		10					
		Standard Mode	0		3.45	μS			
		Fast Mode	0		900	ns			
thd;dat	Data Hold Time	Fast Mode Plus	0		450	ns			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$	0		70	ns			
		High-Speed Mode, $C_B \leq 400 \text{ pF}$	0		150	ns			
		Standard Mode	20+0.	.1C <sub>B</sub>	1000				
		Fast Mode	20+0.	.1C <sub>B</sub>	300				
tRCL	SCL Rise Time	Fast Mode Plus	20+0.	.1C <sub>B</sub>	120	ns			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$	1	10	80				
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		20	160				

## I<sup>2</sup>C Timing Specifications (Continued)


Guaranteed by design.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
		Standard Mode	20+0	1C <sub>B</sub>	300			
		Fast Mode	20+0	1C <sub>B</sub>	300			
tFCL	SCL Fall Time	Fast Mode Plus	20+0	1C <sub>B</sub>	120	ns		
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	40			
		High-Speed Mode, $C_B \le 400 \text{ pF}$		20	80			
toout	Rise Time of SCL after a Repeated	High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80	ns		
t <sub>RCL1</sub>	START Condition and after ACK Bit	High-Speed Mode, $C_B \leq 400 \text{ pF}$	1	20	160	115		
		Standard Mode	20+0	1C <sub>B</sub>	1000			
	SDA Rise Time	Fast Mode	20+0.1C <sub>B</sub>		300	ns		
t <sub>RDA</sub>		Fast Mode Plus	20+0.1C <sub>B</sub>		120			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$	1	10	80			
		High-Speed Mode, $C_B \leq 400 \text{ pF}$	1	20	160			
		Standard Mode	20+0	1C <sub>B</sub>	300			
	SDA Fall Time	Fast Mode	20+0.1C <sub>B</sub>		300	ns		
t <sub>FDA</sub>		Fast Mode Plus	20+0.1C <sub>B</sub>		120			
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80			
		High-Speed Mode, $C_B \leq 400 \text{ pF}$	1	20	160			
		Standard Mode		4		μS		
+	Stop Condition Setup Time	Fast Mode		600		ns		
tsu;sто		Fast Mode Plus		120		ns		
		High-Speed Mode		160		ns		
CB	Capacitive Load for SDA and SCL				400	pF		





**Charge Mode Typical Characteristics** 










Figure 8. Battery Charge Current vs.  $V_{\text{BUS}}$  with  $I_{\text{BUSLIM}}{=}500~\text{mA}$ 





Figure 10. Efficiency vs. Charging Current, I<sub>BUSLM</sub>=No Limit




300 m A Current Limited Source, 500 m A I<sub>BUSLIM</sub>, 3.2 V<sub>BAT</sub>, 50  $\Omega$  SYS Load

Figure 14. Charger Startup with HZ Bit Reset, 500 m A  $I_{BUSLIM},$  950 m A  $I_{CHARGE},$  50  $\Omega\,$  SYS Load



# Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1,  $V_{\text{OREG}}\text{=}4.2$  V,  $V_{\text{BUS}}\text{=}5.0$  V, and  $T_{\text{A}}\text{=}25^{\circ}\text{C}.$ 






Figure 18. No Battery at  $V_{BUS}$  Power-Up, FAN54042, 100  $\Omega$  SYS Load, 1 k $\Omega$  V\_{BAT} Load





Figure 21. Charging vs. Temperature (NTC), +30°C to -10°CFigure 22 Charging vs. Temperature (NTC), +30°C to +70°C 3.7 V<sub>BAT</sub>, I<sub>CHRG</sub>=950 m A, No I<sub>BUSLIM</sub>, 100 Ω SYS Load 3.7 V<sub>BAT</sub>, I<sub>CHRG</sub>=950 m A, No I<sub>BUSLIM</sub>, 100 Ω SYS Load





## **GSM Typical Characteristics**


A 2.0 A GSM pulse applied at VBAT with 5 μs rise / fall time. Simultaneous to GSM pulse, 50 Ω additional load applied at SYS.

Tek Stop

1









I BUS

BAT



## **Boost Mode Typical Characteristics**

Unless otherwise specified, using circuit of Figure 1, V<sub>BAT</sub>=3.6 V, T<sub>A</sub>=25°C.



100 95 90 Efficiency (%) 85 -10C, 3.6VBAT 80 +25C, 3.6VBAT +85C. 3.6VBAT 75 0 100 200 300 400 500 VBUS Load Current (mA)

Figure 25. Efficiency vs. IBUS Over VBAT




Figure 27. Regulation vs. I<sub>BUS</sub> Over V<sub>BAT</sub>




Figure 29. Quiescent Current (IQ) vs. V<sub>BAT</sub> Over-Temperature

Figure 26. Efficiency vs. I<sub>BUS</sub> Over-Temperature, 3.6 V<sub>BAT</sub>






Figure 28. Output Ripple vs.  $I_{BUS}$  Over  $V_{BAT}$ 








## **Boost Mode Typical Characteristics**

Unless otherwise specified, using circuit of Figure 1, V<sub>BAT</sub>=3.6 V, T<sub>A</sub>=25°C.



## **Circuit Description / Overview**

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

FAN5404X combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5 V to USB On-The-Go (OTG) peripherals. The FAN5404X employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The FAN5404X has four operating modes:

- 1. Charge Mode: Charges a single-cell Li-ion or Li-polymer battery.
- Boost Mode: Provides 5 V pow er to USB-OTG with an integrated synchronous rectification boost regulator, using the battery as input.
- High-Impedance Mode: Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumes very little current from VBUS or the battery.
- 4. Production Test Mode This mode provides 4.2 V output on VBAT and supplies a load current of up to 2.3 A.

## **Charge Mode**

In Charge Mode, FAN5404X employs six regulation loops:

- 1. Input Current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the  $I^2C$  interface.
- 2. Charging Current: Limits the maximum charging current. This current is sensed using an internal sense MOSFET.
- VBUS Voltage: This loop is designed to prevent the input supply from being dragged below V<sub>BUSLIM</sub> (typically 4.5 V) when the input power source is current limited. An example of this would be a travel charger. This loop cuts back the current when V<sub>BUS</sub> approaches V<sub>BUSLIM</sub>, allowing the input source to run in current limit.
- 4. Charge Voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage rises, the battery's internal impedance works in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the current through Q4 drops below the hrend threshold.
- 5. Pow er Path: When  $V_{BAT}$  is below  $V_{BATMIN}$ , Q4 operates as a linear current source and modulates its current to ensure that the voltage on SYS stays above 3.4 V.
- 6. Temperature: If the IC's junction temperature reaches 120°C, charge current is reduced until the IC's temperature is below 120°C.

## **Battery Charging Curve**

If the battery voltage is below  $V_{SHORT}$ , a linear current source pre-charges the battery until  $V_{BAT}$  reaches  $V_{SHORT}$ . The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The FAN5404X is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging,  $|_{BUSLIM}$  or the programmed charging current limits the amount of current available to charge the battery and power the system. The effect of  $|_{BUSLIM}$  on  $|_{CHARGE}$  can be seen in Figure 36.




Figure 35. Charge Curve, ICHARGE Not Limited by IINLIM




Figure 36. Charge Curve, IBUSLIM Limits ICHARGE

Assuming that V<sub>OREG</sub> is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to V<sub>OREG</sub> declines and the charger enters the voltage regulation phase of charging. When the current declines to the programmed I<sub>TERM</sub> value, the charge cycle is complete. Charge current termination can be disabled by resetting the TE bit (REG1[3]).

The charger output or "float" voltage can be programmed by the OREG bits from 3.5 V to 4.44 V in 20 mV increments, as show n in Table 4.

The following charging parameters can be programmed by the host through  ${\rm I}^2\!{\rm C}$ :

#### Parameter Name Register Output Voltage Regulation VOREG REG2[7:2] Battery Charging Current Limit REG4[6:3] OCHRG REG1[7:6] Input Current Limit INLIM Charge Termination Limit REG4[2:0] **TERM** Weak Battery Voltage REG1[5:4] **VLOWV**

## Table 3. Programmable Charging Parameters

## Table 4. OREG Bits (OREG[7:2]) vs. Charger $V_{OUT}$ ( $V_{OREG}$ ) Float Voltage

Decimal	Hex	VOREG	Decimal	Hex	VOREG
0	00	3.50	24	18	3.98
1	01	3.52	25	19	4.00
2	02	3.54	26	1A	4.02
3	03	3.56	27	1B	4.04
4	04	3.58	28	1C	4.06
5	05	3.60	29	1D	4.08
6	06	3.62	30	1E	4.10
7	07	3.64	31	1F	4.12
8	08	3.66	32	20	4.14
9	09	3.68	33	21	4.16
10	0A	3.70	34	22	4.18
11	0B	3.72	35	23	4.20
12	0C	3.74	36	24	4.22
13	0D	3.76	37	25	4.24
14	0E	3.78	38	26	4.26
15	0F	3.80	39	27	4.28
16	10	3.82	40	28	4.30
17	11	3.84	41	29	4.32
18	12	3.86	42	2A	4.34
19	13	3.88	43	2B	4.36
20	14	3.90	44	2C	4.38
21	15	3.92	45	2D	4.40
22	16	3.94	46	2E	4.42
23	17	3.96	47 - 63	2F-3F	4.44

#### Note:

9. Default settings are denoted by **bold** typeface.

Provided DIS, CE# and HZ\_MODE are LOW, a new charge cycle begins when one of the following occurs:

- 1. The battery voltage falls below V<sub>OREG</sub> V<sub>RCH</sub> after charge termination has occurred.
- 2. Any IC write occurs causing the T32 s timer to run.

Products that include the auto-charge feature also begin charging if:

 VBUS Pow er-on-Reset (POR) occurs and the battery voltage is below the weak battery threshold (V<sub>LOWV</sub>).

## Charge Current Limit (IOCHARGE)

## Table 5. $I_{\text{OCHARGE}}$ Current as Function of $I_{\text{OCHARGE}}$ Bits (REG4 [6:3])

DEC	BIN	HEX	I <sub>OCHARGE</sub> (mA)
0	0000	0	550
1	0001	1	650
2	0010	2	750
3	0011	3	850
4	0100	4	950
5	0101	5	1,050
6	0110	6	1,150
7	0111	7	1,250
8	1000	8	1,350
9	1001	9	1,450
10-15	1010-1111	A-F	1,550

When the IO\_LEVEL bit is set (default), the  ${\rm b_{CHARGE}}$  bits are ignored and charge current is set to 340 mA.

## **PWM Controller in Charge Mode**

The IC uses a current-mode PWM controller to regulate the output voltage and battery charge currents. The synchronous rectifier (Q2) has a negative current limit that turns off Q2 at 140 mA to prevent current flow from the battery.

## **Termination Current Limit**

Current charge termination is enabled when TE (REG1[3])=1. Typical termination current values are given in Table 6.

#### Table 6. Termination Current as Function of ITERM Bits (REG4[2:0]) or PC\_IT Bits (REG7[2:0]

ITERM Bits or PC_IT Bits	Termination Current (mA)
0	50
1	100
2	150
3	200
4	250
5	300
6	350
7	400

When the charge current falls below  $I_{\rm TERM;}$  PWM charging stops, but the STAT pin remains LOW. The STAT pin then goes HIGH and the STATUS bits change to CHARGE DONE (10), provided the battery and charger are still connected.

A post-charging feature, "top-off" charging, is available to continue the battery charging to a low er charge current to maximize battery capacity. The PC\_EN bit must be set to 1 before the battery charging current reaches the termination current hrend for normal charging. The post-charging termination current is set by the PC\_IT[2:0] bits, as show n in Table 6. If PC\_EN is set to 1; right after the normal charging is ended as described above, post charging is started with PC\_ON monitor bit set to 1. Once the current reaches the

threshold for post-charging completion, PWM charging stops and PC\_ON bit changes back to 0.

During post-charging, the STAT pin is HIGH, indicating that the charge current is below the  $t_{\rm TERM}$  level. To exit post-charging, one of the following must occur: a V\_{\rm BUS} POR, the POK\_B cycled when V\_{BAT} <3.0 V, or the CE# or HZ\_Mode bit cycled.

## **Safety Timer**

At the beginning of charging, the IC starts a 15-minute timer ( $t_{15MIN}$ ). When this timer times out, charging is terminated. Writing to any register through I<sup>2</sup>C stops and resets the  $t_{15MIN}$  timer, which in turn starts a 32-second timer ( $t_{32S}$ ). Setting the TMR\_RST bit (REG0[7]) resets the  $t_{32S}$  timer. If the  $t_{32S}$  timer times out; charging is terminated, the registers are set to their default values, and charging resumes using the default values with the  $t_{15MIN}$  timer running.

Normal charging is controlled by the host with the  $t_{32S}$  timer running to ensure that the host is alive. Charging with the  $t_{15MIN}$  timer running is used for charging unattended by the host. If the  $t_{15MIN}$  timer expires, the IC turns off the charger and indicates a timer fault (110) on the FAULT bits (REG0[2:0]). This sequence prevents overcharge if the host fails to reset the  $t_{32S}$  timer.

## V<sub>BUS</sub> POR / Non-Compliant Charger Rejection

256 ms after VBUS is connected, the IC pulses the STAT pin and sets the VBUS\_CON bit. Before starting to supply current, the IC applies a 110  $\Omega$  load from VBUS to GND. VBUS must remain above  $V_{\rm IN(MIN)1}$  and below VBUS\_OVP for tvBUS\_VALID (32 ms) before the IC initiates charging or supplies power to SYS. The VBUS validation sequence alw ays occurs before significant current is draw n from VBUS (for example, after a VBUS OVP fault or a V<sub>RCH</sub> recharge initiation). tvBUS\_VALID ensures that unfiltered 50/60 Hz chargers and other non-compliant chargers are rejected.

### **USB-Friendly Boot Sequence**

At V<sub>BUS</sub> POR, when the battery voltage is above the weak battery threshold (V<sub>LOWV</sub>); the IC operates in accordance with its  $^{2}$ C register settings. If V<sub>BAT</sub> < V<sub>LOWV</sub> and t<sub>32s</sub> is not running, the IC sets all registers to their default values and begins to deliver pow er to SYS.

FAN54040, FAN54042, and FAN54047 feature auto-charge, which allow these parts to deliver charge to the battery prior to receiving host commands.

FAN54041 does not automatically initiate charging at V<sub>BUS</sub> POR. Instead, it waits in IDLE state for the host to initiate charging through  $m f^2C$  commands. While in IDLE state, Q4 and Q5 are on. This allows the system to run through a separate power path without requiring an additional disconnection MOSFET.

### **Power Path Operation**

As long as V<sub>BAT</sub> < V<sub>BATMIN</sub>, Q4 operates as a linear current source, (Pow er Path Mode) with its current limited to 340 mA. The IC then regulates SYS to 3.54 V and attempts to charge the battery with as much current as possible with the available I<sub>BUSLIM</sub> input current, without allowing SYS to drop below 3.4 V. This ensures that system power always receives first priority from a limited input supply. During this

time, POK\_B is HIGH. If V<sub>BAT</sub> < V<sub>SHORT</sub>, Q4's current is further reduced to about 13 mA (I<sub>SHORT</sub>) when I<sub>BUSLIM</sub> is set to 100 or 500 mA. For all other input current limits, I<sub>SHORT</sub> current is approximately 30 mA.

The POK\_B signal can be used to keep the system in a low-pow er state, preventing excessive loading from the system w hile attempting to charge a depleted battery.

## Table 7. VBATMIN Thresholds to Exit Power Path Mode

I <sub>BUSLIM</sub> (mA)	V <sub>BATMIN</sub> (V)
100	3.4
500	3.3
800	3.2
No Limit	3.2

After  $V_{BAT}$  reaches  $V_{BATMIN},$  Q4 closes and is used as a current-sense element to limit  $I_{CHARGE}$  per the  $\Gamma C$  register settings by limiting the PWM modulator's current (Full PWM Mode). During PWM Mode, if SYS drops more than 5 mV (V\_{THSYS}) below V\_{BAT}, Q4 and Q5 are turned on (GATE is pulled LOW). Once SYS voltage becomes higher than V\_{BAT}, Q5 is turned off and Q4 again serves as the current-sense element to limit  $I_{OCHARGE}$ .

Q4 and Q5 are both turned on when the IC enters SLEEP Mode (V\_{BUS} < V\_{BAT}).

 $\mbox{POK}\_B$  pulls LOW once  $V_{BAT}$  reaches  $V_{LOWV},$  and remains LOW as long as the IC is in Full PWM Mode. The IC remains in Full PWM Mode as long as  $V_{BAT}>3.0$  V, at which point, the IC enters Pow er Path Charging Mode.

## Startup with a Dead Battery

At V<sub>BUS</sub> POR, a 2 k $\Omega$  load is applied to VBAT for 256 ms to discharge any residual system capacitance in case the battery is absent or its discharge protection switch is open.

If  $V_{BAT}$  <  $V_{LOWV},$  all registers are reset to default values and the IC charges in T15Min Mode. If  $V_{BAT}$  <  $V_{SHORT},$  the SAFETY register is reset to its default value and the Battery Detection test below is performed.

### **Battery Detection**

If  $V_{BAT}$  is below  $V_{SHORT}$  when charging is enabled, the DBAT\_B bit is reset and the IC (except FAN54045 and FAN54046) performs an addition battery detection test.

After V<sub>BAT</sub> rises above V<sub>SHORT</sub>, PWM charging begins (when CE# = 0) with the float voltage (V<sub>OREG</sub>) temporarily set to 4 V. If the battery voltage exceeds 3.7 V within 32 ms of the beginning of PWM charging, the battery is absent. If battery absence is detected:

- 1. STAT pulses, with FAULT bits set to 111, and the NOBAT bit is set.
- 2. For FAN54040 only; the  $t_{15\text{MIN}}$  timer is disabled until  $V_{\text{BUS}}$  is removed, IDLE state is entered, and POK\_B remains HIGH.
- 3. The IC bypasses the protection switch close test below, since no battery is present.

The FAN54042 and FAN54047 continue to charge.

If  $V_{BAT}$  remained below 3.7 V during the initial 32 ms period, Power Path Mode charging continues to ensure that the

battery's discharge protection switch has closed before exiting Power Path Mode:

- 1. If V<sub>BAT</sub> is less than 3.4 V, V<sub>SYS</sub> is set to 4 V, and Power Path charging continues until V<sub>BAT</sub> has exceeded 3.4 V for at least 128 ms. Charging continues until:
- 2.  $V_{BAT}$  has dropped below 3.2 V for at least 32 ms. Once this occurs,  $V_{SYS}$  returns to the OREG register setting (default 3.54 V).
- 3. VBAT has again risen above VBATMIN for at least 4 ms.

After these three events, PWM Mode is entered and the IC sets the DBAT\_B bit. If the host sets the DBAT\_B bit (Reg2[1]), events 1 and 2 above are skipped and PWM Mode is entered once  $V_{BAT}$  rises above  $V_{BATMIN}$ .

In a typical application, as soon as the host processor has cleared its UVLO threshold (typically 3.3 V), the host's low level software would set the IBUSLIM and IOCHARGE registers to charge the battery more rapidly above  $V_{BATMIN}$  as soon as the host determines that more than 100 mA is available through VBUS (see Figure 37).

Once the host processor begins writing to the IC, charge parameters are set by the host, which must continually reset the t<sub>32S</sub> timer to continue charging using the programmed charging parameters.

If  $t_{325}$  times out; the register defaults are loaded, the FAULT bits are set to 110, STAT is pulsed, and charging continues with default charge parameters in T15MIN Mode for the FAN54040, FAN54042, and FAN54047.

### **POK\_B** (see Table 8)

The POK\_B pin and bit are intended to provide feedback to the baseband processor that the battery is strong enough to allow the device to fully function. Whenever the IC is operating in Power Path Mode, POK\_B is HIGH. On exiting Power Path Mode, POK\_B remains HIGH until V<sub>BAT</sub> > V<sub>LOWV</sub>. Reg1[5:4] sets the V<sub>LOWV</sub> threshold.

The STAT pin pulses any time the POK\_B pin changes.


Table 8. Q4, Q5, POK_B, and GATE Operation vs. Charging Mode	Table 8. Q4	Q5. POK E	and GATE Operation vs	. Charging Mode
--	-------------	-----------	-----------------------	-----------------


Q4 CC-CV Control	$V_{\text{BUS}}$	V <sub>BAT</sub>	V <sub>SYS</sub>	Q4	Q5	GATE	POK_B
Pow er Path Mode: Maintain $V_{SYS} \ge 3.4 V$	Valid	< VBATMIN	<u>&lt;</u> 3.4	Linear	OFF	HIGH	HIGH
Pow er Path Mode: Limit I <sub>CHARGE &lt;</sub> 340 mA	Valid	< VBATMIN	> 3.4	Linear	OFF	HIGH	HIGH
PWM Mode. Q4 Senses Current for ICHARGE	Valid	$> V_{BATMIN}$ and $< V_{LOWV}$	x	ON	OFF	HIGH	HIGH
T WW WOULD QF CENSES CUITERT TO ICHARGE	valia	> V <sub>LOWV</sub>	~		011	TICIT	LOW
OFF	<v<sub>BAT</v<sub>	Х	Х	ON	ON	LOW	HIGH

Note:

10. POK\_B remains LOW until Q4 returns to Pow er Path Mode. Q4 and Q5 are both ON if  $V_{SYS} < V_{BAT}$  and CE# = 0. If CE# = 1 and  $V_{SYS} < V_{BAT}$ , Q5 is OFF and Q4 blocks current flow from VBAT to SYS.

PWM	Charger	CE#	V <sub>BUS</sub>	V <sub>BAT</sub>	Q4	Q5	GATE
ON	PWM Mode	0	Valid	< V <sub>SYS</sub> , >Vbatmin	ON	OFF	HIGH
ON	PWM Mode	0	Valid	> V <sub>SYS</sub> , >V <sub>BATMIN</sub>	ON	ON	LOW
ON	Disabled	1	Valid	Х	OFF	OFF	HIGH
ON	Pow er Path Charging	0	Valid	2 V < V <sub>BAT</sub> < V <sub>BATMIN</sub>	Linear	OFF	HIGH
OFF	30 mA Linear Charging	Х	Valid	< 2 V <sub>BAT</sub>	ON	ON	LOW
OFF	OFF	Х	Х	Х	ON	ON	LOW





The FAN5404X reduces the maximum charge current and termination voltage if an NTC measuring battery temperature ( $T_{BAT}$ ) indicates that it is outside the fast-charging limits (T2 to T3), as described in the JEITA specification<sup>1</sup>. There are four temperature thresholds that change battery charger operation: T1, T2, T3, and T4, show n in Table 10.

## Table 10. Battery Temperature Thresholds

Threshold	Temperature	% of $V_{\text{REF}}$
T1	0°C	73.9
T2	10°C	64.6
T3	45°C	32.9
T4	60°C	23.3

### Table 11. Charge Parameters vs. T<sub>BAT</sub>

Т <sub>ват</sub> (°С)		V <sub>FLOAT</sub>
Below T1	Charging to VBAT Disabled	
Betw een T1 and T2	OCHARGE / 2(11)	4.0 V
Betw een T2 and T3	<b>I</b> OCHARGE	VOREG
Betw een T3 and T4	OCHARGE / 2(11)	4.0 V
Above T4	Charging to VBAT Disabled	

Note:

11. If locHARGE is programmed to less than 650 mA, the charge current is limited to 340 mA.

Thermistors with other  $\beta$  values can be used, with some shift in the corresponding temperature threshold, as shown in Table 12.

## Table 12. Thermistor Temperature Thresholds

R<sub>REF</sub> = R<sub>THRM</sub> at 25°C

Parameter	Various Thermistors			
RTHRM(25°C)	10 kΩ	10 kΩ	47 kΩ	100 kΩ
β	3380	3940	4050	4250
T1	0°C	3°C	6	8
T2	10°C	12°C	13	14
Т3	45°C	42°C	41	40
T4	60°C	55°C	53	51


<sup>1</sup> Japan Electronics and Information Technology Industries Association (JEITA) and Battery Association of Japan. "A Guide to the Safe Use of Secondary Lithium Ion Batteries in Notebook-type Personal Computers," April 28, 2007. The host processor can disable temperature-driven control of charging parameters by writing 1 to the TEMP\_DIS bit. Since TEMP\_DIS is reset whenever the IC resets its registers, the temperature controls are enforced whenever the IC is auto-charging, since auto-charge is always preceeded by a reset of registers.


To disable the thermistor circuit, tie the NTC pin to GND. Before enabling the charger, the IC tests to see if NTC is shorted to GND. If NTC is shorted to GND, no thermistor readings occur and the NTC\_OK and NTC1-NTC4 is reset.


The IC first measures the NTC immediately prior to entering any PWM charging state, then measures the NTC once per second, updating the result in NTC1-NTC4 bits (Reg 12H[3:0]).


### Table 13. NTC1-NTC4 Decoding

Т <sub>ват</sub> (°С)	NTC4	NTC3	NTC2	NTC1
Above T4	1	1	1	1
Betw een T3 and T4	0	1	1	1
Betw een T2 and T3	0	0	1	1
Betw een T1 and T2	0	0	0	1
Below T1	0	0	0	0












Figure 44. Timer Flow Chart for FAN54041

## **Input Current Limiting**

To minimize charging time without overloading VBUS current limitations, the IC's input current limit can be programmed by the  $I_{\text{BUSLIM}}$  bits (REG1[7:6]).

## Table 14. Input Current Limit

Input Current Limit
100 m A
500 mA
800 mA
No Limit

For the FAN54041, no charging occurs automatically at VBUS POR, so the input current limit is established by the  $\ensuremath{\mathsf{I}_{\text{BUSLIM}}}$  bits.

## **VBUS Control loop**

The IC includes a control loop that limits input current in case a current-limited source is supplying  $V_{\text{BUS}}.$ 

OR

The control increases the charging current until either:

- IBUSLIM or IOCHARGE is reached
- V<sub>BUS</sub>=V<sub>BUSLIM</sub>.

If  $V_{BUS}$  collapses to  $V_{BUSLIM},$  the VBUS loop reduces its current to keep  $V_{BUS}{=}V_{BUSLIM}.$  When the VBUS control loop is limiting the charge current, the VLIM bit (REG5[3]) is set.

Table 15. V <sub>BUS</sub> Limit as Function of VBUSLIM Bits
(REG5[2:0])

V <sub>B</sub>	USLIM (REG5[2	:0])	
DEC	BIN	HEX	
0	000	0	4.213
1	001	1	4.293
2	010	2	4.373
3	011	3	4.453
4	100	4	4.533
5	101	5	4.613
6	110	6	4.693
7	111	7	4.773

### **Safety Settings**

The IC contains a SAFETY register (REG6) that prevents the values in OREG (REG2[7:2]) and IOCHARGE (REG4[7:4]) from exceeding the values of the VSAFE and ISAFE values.

After V<sub>BAT</sub> rises above V<sub>SHORT</sub>, the SAFETY register is loaded with its default value and may be written to only before writing to any other register. The same 8-bit value should be written to the Safety register twice to set the register value. After writing to any other register, the SAFETY register is locked until V<sub>BAT</sub> falls below V<sub>SHORT</sub>.

The ISAFE (REG6[7:4]) and VSAFE (REG6[3:0]) registers establish values that limit the maximum values of  $I_{OCHARGE}$  and  $V_{OREG}$  used by the control logic. If the host attempts to write a value higher than VSAFE or ISAFE to OREG or IOCHARGE, respectively; the VSAFE, ISAFE value appears as the OREG, IOCHARGE register value, respectively.

## Table 16. Maximum I<sub>OCHARGE</sub> as Function of ISAFE Bits (REG6[7:4])

DEC	BIN	HEX	I <sub>OCHARGE(MAX)</sub> (mA)
0	0000	0	550
1	0001	1	650
2	0010	2	750
3	0011	3	850
4	0100	4	950
5	0101	5	1,050
6	0110	6	1,150
7	0111	7	1,250
8	1000	8	1,350
9	1001	9	1,450
10-15	1010-1111	A-F	1,550

Table 17. V <sub>SAFE</sub> (V <sub>OREG</sub> Limit) as Function of VSAFE
Bits (REG6[3:0])

VSAFE (REG6[3:0])				
DEC	BIN	HEX	OREG Max. (REG2[7:2])	VOREG Max.
0	0000	0	100011	4.20
1	0001	1	100100	4.22
2	0010	2	100101	4.24
3	0011	3	100110	4.26
4	0100	4	100111	4.28
5	0101	5	101000	4.30
6	0110	6	101001	4.32
7	0111	7	101010	4.34
8	1000	8	101011	4.36
9	1001	9	101100	4.38
10	1010	А	101101	4.40
11	1011	В	101110	4.42
12-15	1100-1111	C-F	101111-110010	4.44

## **Thermal Regulation and Protection**

When the IC's junction temperature reaches  $T_{CF}$  (about 120°C), the charger reduces its output current to 550 mA to prevent overheating. If the temperature increases beyond  $T_{SHUTDOWN}$ ; charging is suspended, the FAULT bits are set to 101, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes at programmed current after the die cools to about 120°C.

Additional  $\theta_{JA}$  data points, measured using the FAN54040 evaluation board, are given in Table 18 (measured with T\_A=25°C). Note that as power dissipation increases, the effective  $\theta_{JA}$  decreases due to the larger difference betw een the die temperature and ambient.

### Table 18. Evaluation Board Measured $\theta_{JA}$

Power (W)	ΑΙθ
0.504	54°C/W
0.844	50°C/W
1.506	46°C/W

## **Charge Mode Input Supply Protection**

#### **Sleep Mode**

When  $V_{BUS}$  falls below  $V_{BAT}$  +  $V_{SLP}$  and  $V_{BUS}$  is above  $V_{IN(MIN),}$  the IC enters Sleep Mode to prevent the battery from draining into VBUS. During Sleep Mode, reverse current is disabled by body switching Q1.

#### Input Supply Low-Voltage Detection

The IC continuously monitors  $V_{\text{BUS}}$  during charging. If  $V_{\text{BUS}}$  falls below  $V_{\text{IN}(\text{MIN})},$  the IC:

- 1. Terminates charging
- 2. Pulses the STAT pin, sets the STATUS bits to 11, and sets the FAULT bits to 011.

If  $V_{BUS}$  recovers above the  $V_{\text{IN}(MIN)}$  rising threshold after time  $t_{\text{INT}}$  (about two seconds), the charging process is repeated. This function prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or a low-current-capable OTG device.

#### Input Over-Voltage Detection

When the  $V_{BUS}$  exceeds  $VBUS_{OVP}$ , the IC:

- 1. Turns off Q3
- 2. Suspends charging
- 3. Sets the FAULT bits to 001, sets the STATUS bits to 11, and pulses the STAT pin.

When  $V_{BUS}$  falls about 100 mV below VBUS<sub>OVP</sub>, the fault is cleared and charging resumes after  $V_{BUS}$  is revalidated (see VBUS POR / Non-Compliant Charger Rejection).

### **VBUS Short While Charging**

If VBUS is shorted with a very low impedance while the IC is charging with  $I_{\text{BUSLIMIT}}{=}100$  mA, the IC may not meet datasheet specifications until power is removed. To trigger this condition,  $V_{\text{BUS}}$  must be driven from 5 V to GND with a high slew rate. Achieving this slew rate requires a 0  $\Omega$  short to the USB cable less than 10 cm from the connector.

#### SYS Short During Discharge / Supplemental Mode

Caution should be taken to ensure the SYS pin is not shorted when connected to a battery. This condition can induce high current flow through the BATFET (Q4) until the battery's own safety circuit trips. The resulting high current can damage the IC.

## Charge Mode Battery Detection & Protection

## $V_{\text{BAT}}$ Over-Voltage Protection

The OREG voltage regulation loop prevents  $V_{BAT}$  from overshooting  $V_{OREG}$  by more than 50 mV when the battery is removed. When the PWM charger runs with no battery, the TE bit is not set and a battery is inserted that is charged to a voltage higher than  $V_{OREG}$ ; PWM pulses stop. If no further pulses occur for 30 ms, the IC sets the FAULT bits to 100, sets the STATUS bits to 11, and pulses the STAT pin.

### **Battery Detection During Charging**

The IC can detect the presence, absence, or removal of a battery if the termination bit (TE) is set and CE# = 0. During normal charging, once V<sub>BAT</sub> is close to V<sub>OREG</sub> and the charge current falls below I<sub>TERM</sub>; the PWM charger continues to provide power to SYS and Q4 is turned off. It then turns on a discharge current, I<sub>DETECT</sub>, for t<sub>DETECT</sub>. If V<sub>BAT</sub> is still above V<sub>OREG</sub> - V<sub>RCH</sub>, the battery is present and the IC sets the STATUS bits to 10 (Charge Done). If V<sub>BAT</sub> is below V<sub>OREG</sub> - V<sub>RCH</sub>, the battery is absent and the IC:

- 1. Sets the charging parameters to their default values.
- Sets the FAULT bits to 111 (Battery Absent) and sets the NOBAT bit.
- 3. If EOC=0, the IC turns off the PWM for  $t_{INT}$ , then resumes charging. If the battery is still absent, the battery absent fault is then re-enunciated every  $t_{INT}$ .
- 4. If EOC = 1, the PWM remains on to provide power to SYS, but charge termination and the battery absent test are performed every  $t_{INT}$ .

#### Linear Charging

If the battery voltage is below the short-circuit threshold (V<sub>SHORT</sub>); a linear current source, I<sub>SHORT</sub>, charges V<sub>BAT</sub> until V<sub>BAT</sub> > V<sub>SHORT</sub>.

For  $I_{\text{BUSLIM}}$  settings of 100 mA or 500 mA, the linear charging current is typically 13 mA. For higher  $I_{\text{BUSLIM}}$  settings, the linear charging current is increased to 30 mA.

## **Charger Status / Fault Status**

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt driven systems.

#### **Table 19. STAT Pin Function**

EN_STAT	Charge State	STAT Pin
0	Х	OPEN
Х	Normal Conditions	OPEN
1	Charging	LOW
Х	Fault (Charging or Boost)	128 μs Pulse, then OPEN

The FAULT bits (R0[2:0]) indicate the type of fault in Charge Mode (see Table 28).

## Production Test Mode (PTM)

PTM provides 4.2 V at up to 2.3 A to VBAT when V\_{BUS} = 5.5 V  $\pm 5\%.$ 

The IC enters PTM when the PROD bit is set and the NOBAT bit is HIGH, indicating that the IC has detected battery absence. A battery absence detection test after VBUS POR is performed automatically for FAN54040, FAN54042, and FAN54047 only.

A battery-absent detection test can be performed at any time by setting the TE bit, setting  $V_{OREG}$  to at least 4.0 V, then resetting the CE# bit. If no battery is present; charge termination occurs, follow ed by a battery absent test, which sets the NOBAT bit. Battery-absence detection is completed within 500 ms from the time that CE# is set. In PTM, GATE is LOW, Q4 and Q5 are on, and all auxiliary control loops are disabled. Only the OREG loop is active, which controls  $V_{BAT}$  to 4.2 V, regardless of the OREG register setting. Thermal shutdow n remains active.

During PTM, high current pulses (load currents greater than 1.5 A) must be limited to 20% duty cycle with a minimum period of 10 ms.

#### **Charge Mode Control Bits**

Setting either HZ\_MODE through  $^{12}C$  or DIS pin to HIGH disables the charger, puts the IC into High-Impedance Mode, and stops t<sub>325</sub>. If V<sub>BAT</sub> < V<sub>LOWV</sub> while in High-Impedance Mode, t<sub>325</sub> begins running and, when it overflows, all registers (except SAFETY) reset, which enables t<sub>15MIN</sub> charging on versions with the 15-minute timer if DIS=0.

When  $t_{15\text{MIN}}$  overflows, the IC enters High-Impedance Mode (IDLE). A new charge cycle can only be initiated through I^2C or VBUS POR.

Setting the RESET bit clears all registers. If HZ\_MODE bit was set when the RESET bit is set, this bit is also cleared, but the  $t_{\rm 32S}$  timer is not started and the IC remains in High-Impedance Mode.

Table 20. DIS Pin and HZ\_MODE Bit Functionality

Charging	DIS Pin	HZ_MODE
ENABLE	0	0
DISABLE	Х	1
DISABLE	1	Х

Raising the DIS pin stops  $t_{32S}$  from advancing, but does not reset it. If the DIS pin is raised during  $t_{15\text{MIN}}$  charging, the  $t_{15\text{MIN}}$  timer is reset. CE# determines whether charging to  $V_{BAT}$  is enabled or not.

### **Boost Mode**

Boost Mode can be enabled if the IC is in 32-Second Mode by setting the OPA\_MODE bit HIGH and clearing the HZ\_MODE bit.

#### Table 21. Enabling Boost


HZ_MODE	OPA_MODE	BOOST
0	1	Enabled
1	Х	Disabled
Х	0	Disabled

To remain in Boost Mode, the TMR\_RST must be set by the host before the  $t_{32S}$  timer times out. If  $t_{32S}$  times out in Boost Mode; the IC resets all registers, pulses the STAT pin, sets the FAULT bits to 110, and resets the BOOST bit. VBUS POR or reading R0 clears the fault condition.

### **Boost PWM Control**

The IC uses a minimum on-time and computed minimum off-time to regulate V<sub>BUS</sub>. The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During PWM Mode, the output voltage drops slightly as the input current rises. With a constant V<sub>BAT</sub>, this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with no undershoot from the load line. This can be seen in Figure 33 and Figure 45.



 $V_{\text{BUS}}$  as a function of  $I_{\text{LOAD}}$  can be computed when the regulator is in PWM Mode (continuous conduction) as:

$$V_{OUT} = 5.07 - R_{OUT} \bullet I_{LOAD}$$
 EQ. 1

At V<sub>BAT</sub>=3.0 V and I<sub>LOAD</sub>=300 mA, V<sub>BUS</sub> drops to:

$$V_{OUT} = 5.07 - 0.30 \bullet 0.3 = 4.98V$$
 EQ. 2

At V<sub>BAT</sub>=3.6 V and I<sub>LOAD</sub>=500 mA, V<sub>BUS</sub> drops to:

$$V_{OUT} = 5.07 - 0.24 \bullet 0.5 = 4.95V$$
 EQ. 3

#### **PFM Mode**

If V<sub>BUS</sub> > VREF<sub>BOOST</sub> (nominally 5.07 V) when the minimum off-time ends, the regulator enters PFM Mode. Boost pulses are inhibited until V<sub>BUS</sub> < VREF<sub>BOOST</sub>. The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. Therefore, the regulator behaves like a constant on-time regulator, with the bottom of its output voltage ripple at 5.07 V in PFM Mode.

### Table 22. Boost PWM Operating States

Mode	Description	Invoked When		
LIN	Linear Startup	$V_{BAT} > V_{BUS}$		
SS	Boost Soft-Start	$V_{BUS} < V_{BST}$		
BST	BST Boost Operating Mode VBAT > UVLOBST a SS Completed			

### Startup

When the boost regulator is shut down, current flow is prevented from  $V_{\text{BAT}}$  to  $V_{\text{BUS}},$  as well as reverse flow from  $V_{\text{BUS}}$  to  $V_{\text{BAT}}.$ 

## LIN State

When EN rises, if  $V_{BAT}$  > UVLO\_BST; the regulator first attempts to bring PMID within 400 mV of  $V_{BAT}$  using an internal 450 mA current source from VBAT (LIN State). If PMID has not achieved  $V_{BAT}$  - 400 mV after 560  $\mu s$ , a FAULT state is initiated.

## SS State

When PMID > V<sub>BAT</sub> - 400 mV, the boost regulator begins switching with a reduced peak current limit of about 50% of its normal current limit. The output slews up until V<sub>BUS</sub> is within 5% of its setpoint; at which time, the regulation loop is closed and the current limit is set to 100%.

If the output fails to achieve 95% of its setpoint (V<sub>BST</sub>) within 128  $\mu s$ , the current limit is increased to 100%. If the output fails to achieve 95% of its setpoint after this second 384  $\mu s$  period, a fault state is initiated.

## **BST State**

This is the normal operating mode of the regulator. The regulator uses a minimum  $t_{\mbox{OFF}}\text{-minimum }t_{\mbox{ON}}$  modulation

scheme. The minimum  $t_{OFF}$  is proportional to  $\frac{V_{IN}}{V}$ , which

 $\label{eq:Vout} V_{OUT}$  keeps the regulator's switching frequency reasonably constant in CCM.  $t_{ON(MIN)}$  is proportional to  $V_{BAT}$  and is a higher value if the inductor current reached 0 before  $t_{OFF(MIN)}$  in the prior cycle.

To ensure  $V_{BUS}$  does not overshoot the regulation point, the boost sw itch remains off as long as  $V_{FB}$  >  $V_{REF(BST)}.$ 

## **Boost Faults**

If a BOOST fault occurs:

- 1. The STAT pin pulses.
- 2. OPA\_MODE bit is reset.
- 3. The power stage is in High-Impedance Mode.
- 4. The FAULT bits (REG0[2:0]) are set per Table 23.

## **Restart After Boost Faults**

OPA\_MODE is reset on boost faults. Boost Mode can only be re-enabled by setting the OPA\_MODE bit.

### Table 23. Fault Bits During Boost Mode

Fa	ult	Bit	Foult Description
B2	B1	<b>B0</b>	Fault Description
0	0	0	Normal (no fault)
0	0	1	V <sub>BUS</sub> > VBUS <sub>OVP</sub>
0	1	0	$V_{BUS}$ fails to achieve the voltage required to advance to the next state during soft-start or sustained (>50 $\mu$ s) current limit during the BST state.
0	1	1	V <sub>BAT</sub> < UVLO <sub>BST</sub>
1	0	0	NA: This code does not appear.
1	0	1	Thermal shutdow n
1	1	0	Timer fault; all registers reset.
1	1	1	NA: This code does not appear.

## Monitor Registers (Reg10H, Reg11H)

Additional status monitoring bits enable the host processor to have more visibility into the status of the IC. The monitor bits are real-time status indicators and are not internally debounced or otherwise time qualified.

The state of the MONITOR register bits listed in High-Impedance Mode is valid only when  $V_{\text{BUS}}$  is valid.

## I<sup>2</sup>C Interface

The FAN5404X's serial interface is compatible with Standard, Fast, Fast Plus, and High-Speed Mode  $^{2}C$  bus specifications. The FAN5404X SCL line is an input and the SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

## Slave Address

#### Table 24. I<sup>2</sup>C Slave Address Byte

7	6	5	4	3	2	1	0
1	1	0	1	0	1	1	$R/\overline{W}$

In hex notation, the slave address assumes a 0 LSB. The hex slave address is D6H for all parts in the family. Other slave addresses can be accommodated upon request. *Contact an ON Semiconductor representative.* 

## **Bus Timing**

As shown in Figure 46, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.






Figure 46. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as show n in Figure 47



Transactions end with a STOP condition, which is SDA transitioning from 0 to 1 with SCL HIGH, as show n in Figure 48.



During a read from the FAN5404X (Figure 51), the master issues a Repeated Start after sending the register address and before resending the slave address. The Repeated Start is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 49.

### High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in Fast or Fast Plus Mode (less than 1 MHz clock); slaves do not ACK the transmission.

The master then generates a repeated start condition (Figure 49) that causes all slaves on the bus to switch to HS Mode. The master then sends m FC packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a stop bit (Figure 48) is sent by the master. While in HS Mode, packets are separated by repeated start conditions (Figure 49).




Figure 49. Repeated Start Timing

#### **Read and Write Transactions**

The figures below outline the sequences for data read and write. Bus control is signified by the shading of the packet,

defined as Master Drives Bus and Slave Drives Bus

All addresses and data are MSB first.

#### Table 25. Bit Definitions for Figure 50 - Figure 53

Symbol	Definition
S	START, see Figure 47
А	ACK. The slave drives SDA to 0 to acknow ledge the preceding packet.
Ā	NACK. The slave sends a 1 to NACK the preceding packet.
R	Repeated START, see Figure 49
Р	STOP, see Figure 48


## Multi-Byte (Sequential) Read and Write Transactions

#### Sequential Write (Figure 52)

The Slave Address, Reg Addr address, and the first data byte are transmitted to the FAN5404x in the same way as in a byte write (Figure 50). How ever, instead of generating a Stop condition, the master transmits additional bytes that are written to consecutive sequential registers after the falling edge of the eighth bit. After the last byte written and its ACK bit received, the master issues a STOP bit. The IC contains an 8-bit counter that increments the address pointer after each byte is written.

#### Sequential Read (Figure 53)

Sequential reads are initiated in the same way as a singlebyte read (Figure 51), except that once the slave transmits the first data byte, the master issues an acknowledge instead of a STOP condition. This directs the slave's fClogic to transmit the next sequentially addressed 8-bit w ord. The FAN5404x contains an 8-bit counter that increments the address pointer after each byte is read, which allow s the entire memory contents to be read during one fC transaction.



## **Register Descriptions**

The eight user-accessible IC registers are defined in Table 26.

## Table 26. I<sup>2</sup>C Register Address

Register	Register				Address Bits								
Name	REG#	7	6	5	4	3	2	1	0				
CONTROL0	0H	0	0	0	0	0	0	0	0				
CONTROL1	1H	0	0	0	0	0	0	0	1				
OREG	2H	0	0	0	0	0	0	1	0				
IC_INFO	3H	0	0	0	0	0	0	1	1				
IBAT	4H	0	0	0	0	0	1	0	0				
VBUS_CONTROL	5H	0	0	0	0	0	1	0	1				
SAFETY	6H	0	0	0	0	0	1	1	0				
POST_CHA RGING	7H	0	0	0	0	0	1	1	1				
MONITO R0	10H	0	0	0	1	0	0	0	0				
MONITOR1	11H	0	0	0	1	0	0	0	1				
NTC	12H	0	0	0	1	0	0	1	0				
WD_CONTROL	13H	0	1	1	0	1	1	0	0				

## Table 27. Register Bit Definitions

This table defines the operation of each register bit for all IC versions. Default values are in **bold** text.

Bit	Name	Value	Туре	Description							
	CONTR	OL0		F	Registe	er Ado	lress:	00 Default Value=0100 000	0		
7	TMR_RST	0	W		Writing a 1 resets the t <sub>32S</sub> timer; w riting a 0 has no effect. Reading this bit alw ays returns 0						
6	EN_STAT	0	R/W		Prevents STAT pin from going LOW during charging; STAT pin still pulses to enunciate faults						
		1		Enables S	TAT pin	to be I	.OW w	hen IC is charging			
		00	R	Ready							
5:4	STAT	01		PWM Enabled. Charging is occurring if CE# = 0.							
5.4	SIAT	10		Charge do	ne						
		11		Fault	Fault						
3	BOOST	0	R	IC is not in Boost Mode							
5	BOOGT	1		IC is in Boost Mode							
2:0	FAULT		R	Table 28. Charger Mode Faults							
						ault E		Fault Description			
					2	1	0				
					0	0	0	Normal (No Fault)			
					0	0	1	VBUS OVP			
					0	1	0	Sleep Mode			
					0	1	1	Poor Input Source			
					1	0	0	Battery OVP			
					1	0	1	Thermal Shutdow n			
					1	1	0	Timer Fault			
					1	1	1	No Battery			
				For Boost	Mode fa	aults, se	e Tab	le 23			

Bit	Name	Value	Туре	Description				
		14.40	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Register Address:01	Default Value=0011 0X00			
7:6	BUSLIM		R/W	Input current limit; defaults to 00 (100 mA),				
	BOOLINI	00	R/W	3.4 V				
		01		3.5 V	-			
5:4	V <sub>LOWV</sub>	10		3.6 V	Weak battery voltage threshold			
		11		3.7 V	-			
		0	R/W	Disable charge current termination				
3	TE	1		Enable charge current termination				
		0	R/W	Charging enabled. Default for FAN54040, F	AN54042, FAN54047.			
2	CE#	1		Charging disabled. Default for FAN54041, I	FAN54045 , FAN54046.			
		0	R/W	Not High-Impedance Mode				
1	HZ_MODE	1		High-Impedance Mode				
0		0	R/W	Charge Mode	See Table 21			
0	OPA_MODE	1		Boost Mode	1			
OREG				Register Address:02	Default Value=0000 1000 (08H)			
7:2	OREG		R/W	Charger output "float" voltage; programmable increments; defaults to 000010 (3.54 V), se				
		0	R/W	Indicates that the IC detected a dead battery after VBUS_POR and that has not yet completed the three steps to ensure that the battery's protect is closed if a battery is present, as described in the <u>Dead Battery</u> section 21. Writing a 0 to this bit is ignored.				
1	DBAT_B	1		<ul> <li>The IC sets this bit to 1 if any of the follow ing are true: <ol> <li>Dead Battery (V<sub>BAT</sub> &lt; V<sub>SHORT</sub>) was not detected at VBUS_POR.</li> <li>The IC has completed the three steps to ensure that if the battery is present, the battery's protection switch has closed, as described in the <u>Dead Battery</u> section on page 21.</li> </ol> </li> <li>If the host sets this bit while the IC is charging the battery and DBAT_B is LOW, the three steps are aborted and normal Pow er Path or PWM charging proceeds.</li> </ul>				
0	EOC	0	R/W	If no battery is detected when a full battery ( Q4 and Q5 remain on, and the charger autor TE and CE# bits unchanged.				
		1		If no battery is detected when a full battery ( charger stays on, allow ing the host processo	end of charge) is reached, the PWM or to continue to run w ith no battery.			
IC_INF	0	-	-	Register Address:03	Default Value=100X XXXX			
7:6	Vendor Code	10	R	Identifies ON Semiconductor as the IC suppl	ier			
5:3	PN		R	Part number bits, see the Ordering Info on page 2				
2:0	REV		R	IC Revision, revision 1.X, where X is the decimal of these three bits				
IBAT				Register Address:04	Default Value=1000 0001 (81H)			
7	RESET	1	W	Writing a 1 resets all registers, except the Safety register (Reg6), to their defaults: writing a 0 has no effect; read returns 1				
6:3	IOCHARGE	Table 5	R/W	Programs the maximum charge current, see Table 5				
2:0	ITERM	Table 6	R/W	Sets the current used for charging termination	n. see Table 6			

Bit	Name	Value	Туре	Description				
VBUS	_CONT ROL			Register Address:05 Default Val	lue=001X X100			
7	Reserved	0	R	This bit always returns 0				
6	PROD	0	R/W	Charger operates in Normal Mode.	Charger operates in Normal Mode.			
0	FNOD	1		Charger operates in Production Test Mode.	Charger operates in Production Test Mode.			
5	IO_LEVEL	0	R/W	Battery current is controlled by IOCHARGE bits.	Battery current is controlled by IOCHARGE bits.			
5		1		Battery current control is set to 340 mA.				
4	VBUS_CON		R	1 Indicates that $V_{BUS}$ is above 4.4 V (rising) or 3.8 V (falling changes from 0 to 1, a STAT pulse occurs.	g). When VBUS_CON			
3	SP	0	R	VBUS control loop is not active (V $_{\text{BUS}}$ is able to stay above	e V <sub>BUSLIM</sub> )			
5	51	1		VBUS control loop is active and $V_{\text{BUS}}$ is being regulated to	VBUSLIM			
2:0	VBUSLIM	Table 15	R/W	VBUS control voltage reference, see Table 15				
SAFET	ГҮ			Register Address: 06 Default Val	lue=0100 0000 (40H)			
7:4	ISAFE	Table 16	R/W	Sets the maximum IOCHARGE value used by the control circ	uit, <i>see Table 16</i>			
3:0	VSAFE	Table 17	R/W	Sets the maximum VOREG used by the control circuit, see	Table 17			
POST	CHARGING			Register Address: 07 Default Val	lue=0000 0001 (01H)			
				These bits determine whether a battery absent detection w the NTC reading indicates out-of-range when charging.	vill be performed when			
				[7:6] When NTC goes out-of-range				
				00 Always do battery absent detection				
7:6	BDET		R/W	01 Disable detection in Normal Mode				
				10 Disable detection when Reg FA = B5 (PWM r done.				
				11 NTC out-of-range in charge done does not ca detection.	ause battery absent			
				After charger termination, in the charge done state, these to improve detection of AC power removal from the AC ad	bits control VBUS loading apter.			
				[5:4] VBUS loading in Charge Done State:				
5:4	VBUS_LOAD	0	R/W	00 None				
				01 Load VBUS for 4 ms every two seconds				
				10Load VBUS for 131 ms every two seconds11Load VBUS for 135 ms every two seconds				
		0	R/W	Post charging or background charging feature is disabled				
3	PC_EN	1	1000	Post charging or background charging feature is enabled				
2:0	PC_IT	Table 6	R/W	Sets the termination current for post or underground charge	ning see Table 6			
MONI			1000		lue=XXX0 XXXX (XXH)			
7	ITERM_CMP		R	ITERM comparator output, 1 w hen I <sub>CHARGE</sub> > I <sub>TER</sub> M referer				
6	VBAT_CMP		R	Output of VBAT comparator, 1 w hen V <sub>BAT</sub> < V <sub>BUS</sub>				
5			R	Output of VBAT comparator, 1 when $V_{BAT} < V_{BUS}$ 1 when 30 mA linear charger ON ( $V_{BAT} < V_{SHOBT}$ )				
5								
4	T_120		R	Thermal regulation comparator, 1 when the die temperature is greater than 120°C. During this condition, charge current is limited to 340 mA.				
3	ICHG		R	0 indicates the ICHARGE loop is controlling the battery charge current.				
2	IBUS		R	0 indicates the IBUS (input current) loop is controlling the	, ,			
1	VBUS_VALID		R	1 indicates $V_{\text{BUS}}$ has passed validation and is capable of c	harging.			
0	CV		R	1 indicates the constant-voltage loop (OREG) is controlling current limiting loops have released.	the charger and all			

Bit	Name	Value	Туре	Description					
MONIT	OR1			Register Address: 11H (17) De	fault Value=XX1X XXXX				
_		0	R	GATE pin is LOW, Q5 is driven on.					
7	GATE	1		GATE pin is HIGH, Q5 is off.					
•	VDAT	0	R	V <sub>BAT</sub> < V <sub>BATMIN</sub> in PP charging, V <sub>BAT</sub> < V <sub>LOW</sub> in PW	M charging				
6	VBAT	1		$V_{BAT} > V_{BATMIN}$ in PP charging, $V_{BAT} > V_{LOW}$ in PW	M charging				
F		0	R/W	POK_B Pin is LOW.					
5	POK_B	1	- H/ VV	POK_B Pin is HIGH. Writing to this bit sets the POK_B pin.					
4	DIS LEVEL	0	R	DIS pin is LOW.					
4		1		DIS pin is HIGH.					
3	NOBAT	1	R	Battery absence					
3	NOBAT	0		Battery presence					
2	PC ON	1	R	Post charging (background charging) is under pro	ogress.				
2	10_01	0		Post charging (background charging) is not under	progress.				
1:0	Reserved	0	R	These bits always return 0.					
NTC	•			Register Address: 12H (18) De	fault Value=000X XXXX				
7:6	Reserved	00	R	These bits alw ays return 0.					
		0	R/W	NTC Temperature measurement results affect charge parameters.					
5	TEMP_DIS	1		NTC Temperature measurement results do not affect charge. Temperature measurements continue to be updated every second in the NTC1-4 monitor bits.					
4	NTC_OK		R	0 if NTC is either shorted to GND, open, or shorted	ed to REF.				
3	NTC4		R	1 indicates that NTC is above the T4 threshold.					
2	NTC3		R	1 indicates that NTC is above the T3 threshold.	See Table 10 – Table 13				
1	NTC2		R	1 indicates that NTC is above the T2 threshold.					
0	NTC1		R	1 indicates that NTC is above the T1 threshold.					
WD_C	ONTROL		-	Register Address: 13H (19) De	fault Value = 0110 1100				
7	Reserved	0	R/W	These bits do not change the function of the IC.					
6:5	Reserved	11	R/W	These bits do not change the function of the IC.					
4	Reserved	0	R/W	These bits do not change the function of the IC.					
3	Reserved	1	R/W	These bits do not change the function of the IC.					
2	EN_VREG	0	B/W	VREG is off					
2		1		VREG is on					
1	WD DIS	0	R/W	Watchdog timer (T32S) operation normal					
1	VV_00	1	10,00	Watchdog timer (T32S) disabled.					
0	Reserved	0	R	This bit always returns 0					
RESTA	RT	•	· · · · ·	Register Address: FAH (250) De	fault Value = 1111 1111				
7:0	RESTART		W	Writing B5H restarts charging when the IC is in th reads back FF.	e charge done state. This regis				

## **PCB Layout Recommendation**

Bypass capacitors should be placed as close to the IC as possible. In particular, the total loop length for CMID should be minimized to reduce overshoot and ringing on the SW, PMID, and VBUS pins. Power and ground pins should be

routed directly to their bypass capacitors using the top copper layer. The copper area connecting to the IC should be maximized to improve thermal performance. See the layout recommendations in Figure 54.





Figure 54. PCB Layout Recommendation

## **Product-Specific Dimensions**

Product	D	E	Х	Y
FAN5404XUCX	2.40 ±0.030	2.00 ±0.030	0.180	0.380



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor was the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdl/Patent-Marking.pdf. ON Semiconductor serves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application or authorized for use as a critical component in life support systems or any EOA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products or and tess and is officers, employees, subsidiaries, affiliates, and istributors harmless gainst all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to see should be personal injury or death associated with such unintended or unauthorized species. The designed, intended, or suthorized for see as a critical component in life support

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax : 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada. Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: <u>www.onsemi.com</u>

Or der Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative