5 Channel PMIC: 1 DCDC Converter and 4 LDOs

The NCP6914 integrated circuits are part of the ON Semiconductor mini power management IC family (PMIC). They are optimized to supply battery powered portable application sub−systems such as camera function and microprocessors. These devices integrate 1 high efficiency 800 mA Step−down DC to DC converter with DVS (Dynamic Voltage Scaling) and four low−dropout (LDO) voltage regulators in a WLCSP20 1.77 x 2.06 mm package.

Features

- \bullet 1 DCDC Converter (3 MHz, 1 μ H/10 μ F, 800 mA)
	- ♦ Peak Efficiency 95%
	- ♦ Programmable Output Voltage from 0.6 V to 3.3 V by 12.5 mV Steps
- 4 Low Noise − Low Dropout Regulators (300 mA)
	- ♦ Programmable Output Voltage from 1.0 V to 3.3 V by 50 mV Steps
	- \bullet 50 µV_{rms} Typical Low Output Noise
- Control
	- \triangleq 400 kHz / 3.4 MHz I²C Compatible
	- ♦ Hardware Enable Pin
	- ♦ Power Good and Interrupt Output Pin
	- ♦ External Synchronization
	- ♦ Customizable Power Up Sequencer
- Extended Input Voltage Range 2.3 V to 5.5 V
- Optimized Power Efficiency
	- 72 µA Very Low Quiescent Current at No Load
	- \bullet Less than 1 µA Off Mode Current
- Small Footprint: Package 1.77 x 2.06 mm WLCSP
- These are Pb−Free Devices

Typical Applications

- Cellular Phones
- Digital Cameras
- Personal Digital Assistant and Portable Media Player
- GPS Systems

ON Semiconductor®

http://onsemi.com

(Pb−Free indicator, "G" or microdot " ", may or may not be present.)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page [35](#page-34-0) of this data sheet.

Figure 2. Functional Block Diagram

Figure 3. Pin Out (Top View)

Table 1. PINOUT DESCRIPTION

Table 2. MAXIMUM RATINGS (Note 1)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. All voltages are related to AGND.

2. ESD rated the following:

Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22−A114. Machine Model (MM) ±200 V per JEDEC standard: JESD22−A115.

3. Latch up Current per JEDEC standard: JESD78 class II.

4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J−STD−020A.

Table 3. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Refer to the Application Information section of this data sheet for more details.

6. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.

7. The R_{6JA} is dependent of the PCB heat dissipation. Board used to drive this data was a NCP6914EVB board. It is a multilayer board with 1−once internal power and ground planes and 2−once copper traces on top and bottom of the board.

8. The maximum power dissipation (P_D) is dependent by input voltage, maximum output current and external components selected.

$$
R_{\theta JA} = \frac{125 - T_A}{P_D}
$$

Table 4. ELECTRICAL CHARACTERISTICS

Min & Max Limits apply for T_J up to +125°C unless otherwise specified. AV_{IN} = PV_{IN1} = V_{IN12} = V_{IN3} = V_{IN4} = 3.6 V (unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1&2 = 1.8 V, LDO3&4 = 2.8 V, Typical values are referenced to T_J = + 25°C and default configuration (Note [10\)](#page-6-0)

DCDC Converter

LDO1 AND LDO2

[9.](#page-6-0) Devices that use non–standard supply voltages which do not conform to the intent I²C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.

[10](#page-6-0).Refer to the Application Information section of this data sheet for more details.

[11.](#page-6-0) Guaranteed by design and characterized.

Table [4.](#page-4-0) ELECTRICAL CHARACTERISTICS

Min & Max Limits apply for T_J up to +125°C unless otherwise specified. AV_{IN} = PV_{IN1} = V_{IN12} = V_{IN3} = V_{IN4} = 3.6 V (unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1&2 = 1.8 V, LDO3&4 = 2.8 V, Typical values are referenced to T_J = + 25°C and default configuration (Note [10\)](#page-6-0)

[9.](#page-6-0) Devices that use non–standard supply voltages which do not conform to the intent I²C bus system levels must relate their input levels to the V_{DD} voltage to which the pull–up resistors R_P are connected.

[10](#page-6-0).Refer to the Application Information section of this data sheet for more details.

[11.](#page-6-0) Guaranteed by design and characterized.

Table [4.](#page-4-0) ELECTRICAL CHARACTERISTICS

Min & Max Limits apply for T_J up to +125°C unless otherwise specified. AV_{IN} = PV_{IN1} = V_{IN12} = V_{IN3} = V_{IN4} = 3.6 V (unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1&2 = 1.8 V, LDO3&4 = 2.8 V, Typical values are referenced to T_J = + 25°C and default configuration (Note 10)

9. Devices that use non–standard supply voltages which do not conform to the intent I²C bus system levels must relate their input levels

T_{SDH} Thermal Shut Down Hysteresis **1** and the set of th

to the V_{DD} voltage to which the pull−up resistors R_P are connected.
10. Refer to the Application Information section of this data sheet for more details.

11. Guaranteed by design and characterized.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL OPERATING CHARACTERISTICS

Figure 7. Efficiency vs. I_{OUT} (auto PFM / PWM mode) **L = 1.0 -H (LQH44PN1R0NJ0) COUT = 10 -F (0603 size)** $V_{\text{OUT}} = 3.3 V$

TYPICAL OPERATING CHARACTERISTICS

Discharge Enabled

Discharge Disabled

Figure 14. LDO1 Load Transient Response (Vin = 3.6 V − Vout = 1.8 V)

Figure 15. LDO3 Load Transient Response

DETAILED DESCRIPTION

The NCP6914 is optimized to supply the different sub systems of battery powered portable applications. The IC can be supplied directly from the latest technology single cell batteries such as Lithium−Polymer as well as from triple alkaline cells. Alternatively, the IC can be supplied from a pre−regulated supply rail in case of multi−cell or main powered applications.

The output voltage range, current capabilities and performance of the switched mode DCDC converter are well suited to supply the different peripherals in the system as well as to supply processor cores. To reduce overall power consumption of the application, Dynamic Voltage Scaling (DVS) is supported on the DCDC converter. For PWM operation, the converter runs on a local 3 MHz clock. A low power PFM mode is provided that ensures that even at low loads high efficiency can be obtained. All the switching components are integrated including the compensation networks and synchronous rectifier. Only a small sized 1 µH inductor and 10 µF bypass capacitor are required for typical applications.

The general purpose low dropout regulators can be used to supply the lower power rails in the application. To improve the overall application standby current, the bias current of these regulators are made very low. The regulators each have their own input supply pin to be able to connect them independently to either the system supply voltage or to the output of the DCDC converter in the application. The regulators are bypassed with a small size 2.2μ F capacitor.

All IC features can be controlled through the $I²C$ interface. In addition to this bus, digital control pins including hardware enable (HWEN), power good (PG), external synchronization (SYNC) and interrupt (INTB) are provided.

UNDER VOLTAGE LOCKOUT

The core does not operate for voltages below the under voltage lockout (UVLO) threshold and all internal circuitry, both analog and digital, is held in reset.

NCP6914 functionality is guaranteed down to V_{UVLO} when the battery is falling. A hysteresis is implemented to avoid erratic on / off behavior of the IC. Due to its 200 mV hysteresis, re−start is guaranteed at 2.5 V when the battery is rising.

THERMAL SHUTDOWN

The thermal capabilities of the device can be exceeded due to the output power capabilities of the on chip step down converter and low drop out regulators. A thermal protection circuit is therefore implemented to prevent the part from being damaged. This protection circuit is only activated when the core is in active mode (at least one output channel is enabled). During thermal shutdown, all outputs of the NCP6914 are off.

When the NCP6914 returns from thermal shutdown mode, it can re−start in two different configurations depending on $REARM[1:0]$ bits. If $REARM[1:0] = 00$ then NCP6914 re−starts with default register values, otherwise it re−starts with register values set prior to thermal shutdown.

In addition, a thermal warning is implemented which can inform the processor through an interrupt (if not masked) that NCP6914 is close to its thermal shutdown so that preventive measurement can be taken by software.

ACTIVE OUTPUT DISCHARGE

To prevent any disturbances on the power−up sequence, a quick active output discharge is done during the start−up sequence for all output channels.

Active output discharge can be independently enabled / disabled by the appropriate settings in the DIS register (refer to the register definition section)

When the IC is turned off through HWEN pin or AVIN drops down below UVLO threshold, no shut down sequence is expected, all supplies are disabled and outputs discharged simultaneously

ENABLING

The HWEN pin controls the device start up. If HWEN is raised, this starts the power up sequencer. If HWEN is made low, device enters in shutdown mode and all regulators are turned off.

A built−in pull−down resistor disables the device if this pin is left unconnected.

When HWEN is high, the different power rails can be independently enabled / disabled by writing the appropriate bit in the ENABLE register.

POWER UP/DOWN SEQUENCE AND HWEN

When enabling the part with the HWEN pin, the part will start up in the configuration factory programmed in the registers. Any order and output voltage setting can be factory programmed upon request.

By default (NCP6914AFCDT1G), the power up sequence is the following:

Table 5. DEFAULT POWER UP SEQUENCE FOR NCP6914AFCDT1G

 $*$ 64 µs, 128 µs and 1 ms available upon request.

Figure 20. Example of Power Up Sequence

 $I²C$ registers can be read and written while HWEN pin is still low. By programming the appropriate registers (see registers description section), the power up sequence can be modified.

Reset to the factory default configuration can be achieved either by hardware reset (all power supplies removed) or by writing through the $I²C$ in the RESET register.

Table 6. POWER UP SEQUENCER

SHUTDOWN

When shutting down the device, no shut down sequence is applied. All supplies are disabled and outputs are discharged simultaneously, and PG open drain is low whereas INTB open drain is released. However, the power down sequence can be achieved by disabling DCDC/LDOs via I2c before setting HWEN pin to low.

DYNAMIC VOLTAGE SCALING (DVS)

The step down converter support dynamic voltage scaling (DVS). This means that the output voltage can be reprogrammed based upon the I2C commands to provide the different voltages required by the processor. The change between set points is managed in a smooth manner without disturbing the operation of the processor.

When programming a higher voltage, the reference of the switcher and therefore the output is raised in equidistant steps per defined time period such that the dV/dt is controlled (by default 12.5 mV/1.33 μ s). s). When programming a lower voltage the output voltage will decrease accordingly. The DVS step is fixed and the speed is programmable.

Figure 21. Dynamic Voltage Scaling Effect Timing Diagram

Figure 22. Dynamic Voltage Scaling Example (CH1 = PG − CH2 = VOUT)

Programmability

DCDC converter output voltage can be controlled by GOx bit (TIME register) with VPROGDCDC[7:0] VDVSDCDC[7:0] registers, available output levels are listed in table VPROGDCDC[7:0] and VDVSDCDC[7:0] register description.

GOx bit determines whether DCDC output voltage value is set in VPROGDCDC[7:0] register or in VDVSDCDC[7:0] register.

Table 7. GO BIT DESCRIPTION

The two DVS bits in the TIME register determine the ramp up time per each voltage step.

Table 8. DVS BITS DESCRIPTION

There are two ways of I^2C registers programming to switch the DCDC converters output voltages between different levels:

- 1. Preset VPROGDCDCx[7:0]/VDVSDCDCx[7:0] registers, and start DVS sequence by changing GOx bit state.
- 2. GOx bit remains unchanged, change output voltage value in either VPROGDCDCx[7:0] or VDVSDCDCx[7:0] register.

For example, the device needs to supply either 1.2 V or 0.9 V depending on working conditions. If using method 1, VPROGDCDCx[7:0] and VDVSDCDCx[7:0] should be set as shown in Table [5.](#page-11-0) GOx bit should be programmed to 1 to change DCDCx Output Voltage from 1.2 V to 0.9 V, and be programmed to 0 to move back from 0.9 V to 1.2 V.

Table 9. VPROGDCDC / VDVSDCDC SETTINGS FOR VDCDC SWITCHING BETWEEN 1.2 V AND 0.9 V

Register Name	Values	Target VDCDC (V)
VPROGDCDC	0\$30	12
VDVSDCDC	0\$18	ი 9

EXTERNAL SYNCHRONIZATION

The NCP6914 allows synchronizing the DCDC converter to an external clock applied to the SYNC pin.

During the power−up sequence (or power−up of the DCDC), the IC ignores any signal applied on the SYNC pin and the DCDC converter starts switching in normal operation on the internal 3 MHz clock.

Once the power−up sequence is terminated (or DCDC output is established), external synchronization is operational depending on the internal registers settings.

If present, the signal frequency (f_{CLOCK}) applied to the SYNC pin is divided by the SYNCRATIO[4:0] bits of the SYNC register to derive the internal f_{CLOCKINT}.

If $f_{\text{CLOCKINT}} = f_{\text{CLOCK}} / \text{SYNCRATION}$ = 3 MHz ± 15 %, then the f_{CLOCK} is within operating frequency range.

Then, depending on the SYNCAUTO bit of SYNC register value, two cases can be considered:

- SYNCAUTO = 1: As soon as $f_{CLOCKINT}$ frequency is within the operating range, the DCDC converter clock will be $f_{CLOCKINT}$. As soon as the $f_{CLOCKINT}$ frequency is out of the operating range, the DCDC converter clock will switch back to the internal 3 MHz clock
- SYNCAUTO = 0: As soon as f_{CLOCKINT} frequency is within the operating range and SYNCEN bit of SYNC register $= 1$, the DCDC converter clock will be fCLOCKINT. As soon as the fCLOCKINT frequency is out of the operating range or SYNCEN bit of SYNC register $= 0$, the DCDC converter clock will switch back to the internal 3 MHz clock. If $f_{CLOCKINT}$ shifts

out of the operating frequency range, the SYNCEN bit is automatically reset to 0.

SYNC INTERRUPTS

CLKOK (external clock ok) and CLKSEL (working clock selection) interrupt bits indicate about external clock validity and whether the DCDC converter works with the internal or external clock. Refer to the interrupt description section for more detailed information about these two bits.

PROGRAMMABILITY EXAMPLE

For a particular application where the user wants the NCP6914 DCDC converter to be synchronized with a 19.2 MHz clock:

- SYNC $[4..0] = 00110$: The clock frequency applied to the SYNC pin will be divided by 6 by the controller. The result will be a typical 3.2 MHz. This frequency is within the 3.0 MHz \pm 15% which is also within the SYNC operating range.
- SYNCAUTO $= 1$: The controller will continuously check the SYNC pin clock.

SYNCEN = 1: The function is enabled.

Eventually, the user should program 66h in the SYNC register so that the IC can operate with a 19.2 MHz clock on the SYNC pin.

DCDC STEP DOWN CONVERTER AND LDO'S POWER GOOD

To indicate that the output of an output channel is established, a power good signal is available for each output channel.

The power good signal is high when the channel is off and goes low when enabling the channel. Once the output voltage reaches the expected output level, the power good signal becomes high again.

When during operation the output gets below 90% of the expected level, the power good signal goes low which indicates a power failure. When the voltage rises again above 95% the power good signal is made high again.

Figure 23. DCDC Channel Internal Power Good Signal

Figure 24. LDOx Channel Internal Power Good Signal

POWER GOOD ASSIGNMENT

Each channel generates an internal Power Good signal (either the DCDC or LDO's). These internal power good signals can be individually assigned to the PG pin through the PGOOD1 register. The PG pin state is an AND combination of assigned internal power good signals.

By default only the power good signal of the DCDC converter is assigned. The PG pin is an open drain output.

In addition, two other signals can be assigned to the PG pin: the internal reset signal register and the DVS signal through the PGOOD register. By assigning the internal reset signal, the PG pin is held low throughout the power up sequence and the reset period. By assigning the DVS signal of the DCDC converter, the PG pin is made low during the period the output voltage is being raised to the new setting as shown in Figure [21](#page-13-0).

Figure 25. PG Operation in DVS Sequence

POWER GOOD DELAY

A delay can be programmed between the moment the AND result of the assigned internal power good signals becomes high and the moment the PG pin is released. The delay is set from 0 ms to 512 ms through the TOR[2:0] bits in the TIME register. The default delay is 32 ms.

Figure 26. PG Delay

INTERRUPT

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring). The interrupt sources include:

Table 10. INTERRUPT SOURCES

Individual bits generating interrupts will be set to 1 in the INT_ACK1/INT_ACK2 registers (I²C read only registers), indicating the interrupt source. INT_ACK1/INT_ACK2 registers are reset by an I2C read. INT_SEN1/INT_SEN2 registers (read only registers) are real time indicators of interrupt sources.

All interrupt sources can be masked by registers INT_MSK1/INT_MSK2. Masked sources will never generate an interrupt request on the INTB pin.

The INTB pin is an open drain output. A non masked interrupt request will result in the INTB pin driven low.

When the host reads the INT ACK1/INT ACK2 registers, the INTB pin is released to a high impedance state and the interrupt registers INT_ACK1/INT_ACK2 are cleared.

The figure below shows how the DCDC converter power good produces an interrupt on the INTB pin with INT_SEN1/INT_MSK1/INT_ACK1 and I2C read access (assuming no other interrupt happens during this read period).

PG_DCDC INT_MSK1 and INT_MSK2 registers are set to disable the INTB feature by default during power−up.

FORCE RESET AND I2C INTERFACE DISABLE

The $I²C$ interface can be disabled by the I2C_DISABLE bit in the SYNC register. This saves current consumption which is especially important when all supply channels of the NCP6914 are disabled. To re−activate the I2C, the IC needs to be enabled through the HWEN pin.

The $I²C$ registers can be reset by setting the FORCERST bit in the RESET register. It forces a restart of the device with its default settings. After start−up the RSTSTATUS bit defaults to 1 and can be cleared through the $I²C$.

DCDC CONVERTER

The converter can operate in two modes: PWM mode and PFM mode. In PWM mode the converter operates at a fixed frequency and adapts its duty cycle to regulate to the desired output voltage. The advantage of this mode is that the EMI noise is predictable. However, at lower loadings the efficiency is degraded. In PFM mode some switching pulses are skipped to control the output voltage. This allows maintaining high efficiency even at low loadings. In addition, no high frequency clock is required which provides additional current savings. The switchover point between both modes is chosen depending on the supply conditions such that highest efficiency is obtained over the entire load range.

The switch over between the PWM/PFM modes can occur automatically but the switcher can be set in forced PWM mode by $I²C$ programming.

A soft start is provided to limit inrush currents when enabling the converter. The soft start consists of ramping gradually the reference to the switcher.

Additional current limitation is provided by a peak current limiter that monitors and limits the current through the inductor.

DCDC converter output voltage can be set by the $I²C$: MODEDCDC bit is used to program switcher mode control

Table 11. MODEDCDC BIT DESCRIPTION

MODEDCDC	DCDC Mode Control	
	Mode is auto switching PFM / PWM	
	Mode is PWM only	

I 2C COMPATIBLE INTERFACE

NCP6914 can support a subset of I^2C protocol, below are detailed introduction for $I²C$ programming.

I 2C Communication Description

ON Semiconductor communication protocol is a subset of the I^2C protocol.

The first byte transmitted is the Chip address (with LSB bit sets to 1 for a Read operation, or sets to 0 for a Write operation). Then the following data will be:

- In case of a Write operation, the register address (@REG) is followed by the data to be written in the chip. The writing process is incremental. So the first data will be written in @REG, the second one in $@REG + 1$ The data is optional.
- In case of read operation, the NCP6914 will output the data out from the last register that has been accessed by

the last write operation. Like the writing process, the reading process is an incremental process.

Read Out From Part

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address and the initial write transaction has set:

Figure 29. Read Out from Part

The first WRITE sequence will set the internal pointer on the register we want access to. Then the read transaction will start at the address the write transaction has initiated.

Transaction with Real Write then Read

1. With Stop Then Start

Write in Part

Write operation will be achieved by only one transaction. After chip address, the MCU first data will be the internal register we want access to, then following data will be the data we want to write in Reg, Reg + 1, Reg + 2, ..., Reg +n. **Write n Registers:**

I 2C Address

NCP6914 has fixed I2C but different I2C address (0\$10, 7 bit address, see below table A7~A1), NCP6914 supports 7−bit address only.

Table 12. NCP6914 I2C Address

Other addresses are available upon request.

REGISTER MAP

Details of the registers are in the following section.

REGISTERS DESCRIPTION

Table 13. INT_ACK1 REGISTER

Table 14. BIT DESCRIPTION OF INT_ACK1 REGISTER

Table 15. INT_ACK2 REGISTER

Table 16. BIT DESCRIPTION OF INT_ACK2 REGISTER

Table [16](#page-19-0). BIT DESCRIPTION OF INT_ACK2 REGISTER

Table 17. INT_SEN1 REGISTER

Table 18. BIT DESCRIPTION OF INT_SEN1 REGISTER

Table 19. INT_SEN2 REGISTER

Table 20. BIT DESCRIPTION OF INT_SEN2 REGISTER

Table 21. INT_MSK1 REGISTER

Table 22. BIT DESCRIPTION OF INT_MSK1 REGISTER

Table [22](#page-21-0). BIT DESCRIPTION OF INT_MSK1 REGISTER

Table 23. INT_MSK2 REGISTER

Table 24. BIT DESCRIPTION OF INT_MSK2 REGISTER

Table 25. RESET REGISTER

Table 26. BIT DESCRIPTION OF RESET REGISTER

Table 27. PID (PRODUCT IDENTIFICATION) REGISTER

Table 28. RID (REVISION IDENTIFICATION) REGISTER

Table 29. FID (FEATURES IDENTIFICATION) REGISTER

Table 30. ENABLE REGISTER

Table 31. BIT DESCRIPTION OF ENABLE REGISTER

Table [31](#page-23-0). BIT DESCRIPTION OF ENABLE REGISTER

Table 32. DIS REGISTER

Table 33. BIT DESCRIPTION OF ACTIVE OUTPUT DISCHARGE REGISTER

Table 34. SYNC REGISTER

Table 35. BIT DESCRIPTION OF SYNC REGISTER

Table [35](#page-24-0). BIT DESCRIPTION OF SYNC REGISTER

Table 36. SYNC DIVIDER RATIO VECTOR BITS DESCRIPTION

Table 37. PGOOD REGISTER

Table 38. BIT DESCRIPTION OF POWER GOOD REGISTER

Table [38](#page-25-0). BIT DESCRIPTION OF POWER GOOD REGISTER

Table 39. TIME REGISTER

Table 40. BIT DESCRIPTION OF TIMING PROGRAMMABILITY REGISTER

Table 41. SEQUENCER1 REGISTER

Table 42. SEQUENCER2 REGISTER

Table 43. SEQUENCER3 REGISTER

Table 44. START−UP DELAY

 $*$ 64 µs, 128 µs and 1 ms available upon request.

Table 45. VPROGDCDC REGISTER

Table 46. VDVSDCDC REGISTER

Table 47. VPROGDCDC[7:0] AND VDVSDCDC[7:0] BITS DESCRIPTION

Table [47](#page-27-0). VPROGDCDC[7:0] AND VDVSDCDC[7:0] BITS DESCRIPTION

Table 48. VPROGLDO1 REGISTERS

Table 49. VPROGLDO2 REGISTERS

Table 50. VPROGLDO3 REGISTERS

Table 51. VPROGLDO4 REGISTERS

Table 52. VPROGLDOX[5:0] BITS DESCRIPTION

APPLICATION INFORMATION

Figure 32. Typical Application Schematic

Inductor Selection

 $NCP6914$ DCDC converter typically uses 1 μ H inductor. Use of different values can be considered to optimize operation in specific conditions. The inductor parameters directly related to device performances are saturation current, DC resistance and inductance value. The inductor ripple current (ΔI_I) decreases with higher inductance.

$$
\Delta V_{L} = V_{\text{size}} 70 \times \frac{1 - \frac{V_{O}}{V_{IN}}}{L \times F_{SW}} \tag{eq. 1}
$$

$$
I_{LMAX} = I_{OMAX} + \frac{\Delta I_L}{2}
$$
 (eq. 2)

With:

- F_{SW} = Switching Frequency (Typical 3 MHz)
- $L = Inductor value$
- ΔI_L = Peak–To–Peak inductor ripple current
- $I_{LMAX} =$ Maximum Inductor Current

To achieve better efficiency, ultra low DC resistance inductor should be selected.

The saturation current of the inductor should be higher than the I_{LMAX} calculated with the above equations.

Table 53. INDUCTOR L = 1.0 μH

Table 54. INDUCTOR L = 2.2 μH

Output Capacitor Selection for DCDC Converter

Selecting the proper output capacitor is based on the desired output ripple voltage. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric.

The output ripple voltage in PWM mode is given by:

$$
\Delta V_{\rm O} = V_{\rm O} \times \frac{1 - \frac{V_{\rm O}}{V_{\rm IN}}}{L \times F_{\rm SW}} \times \left(\frac{1}{2 \times \pi \times C_{\rm O} \times f} + \text{ESR}\right) \tag{eq. 3}
$$

Table 55. RECOMMENDED OUTPUT CAPACITOR FOR DCDC CONVERTER

Input Capacitor Selection for DCDC Converter

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly. The capacitance needed for the input bypass capacitor depends on the source impedance of the input supply.

The maximum RMS current occurs at 50% duty cycle with maximum output current, which is 1/2 of maximum output current. A low profile ceramic capacitor of $4.7 \mu F$

should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to the VIN Pin.

Table 56. RECOMMENDED INPUT CAPACITOR FOR DCDC CONVERTER

Output Capacitor Selection for LDOs

For stability reason, a typical 2.2μ F output capacitor is suitable for LDOs. The output capacitor should be placed as close as possible to the NCP6914 output pin.

Input Capacitor Selection for LDOs

NCP6914 LDOs do not require specific input capacitor. However, an input typical 1uF ceramic capacitor placed close to NCP6914 is helpful for load transient.

Input of LDO can be connected to main power supply. However, for optimum efficiency and lower NCP6914 thermal dissipation, lowest voltage available in the system is preferred. Input voltage of LDO, should always be higher than $V_{\text{OUT}} + V_{\text{DROP}}$ (V_{DROP}, being the dropout voltage at maximum current).

Capacitor DC bias Characteristics

Real capacitance of ceramic capacitor changes versus DC voltage. Special care should be taken to DC bias effect in order to make sure that the real capacitor value is always higher than the minimum allowable capacitor value specified.

PCB LAYOUT RECOMMENDATION

The high speed operation of the NCP6914 demands careful attention to board layout and component placement. To prevent electromagnetic interference (EMI) problems and reduce voltage ripple of the device any high current copper trace which see high frequency switching should be optimized. Therefore, use short and wide traces for power current paths and for power ground tracks.

Both the inductor and input/output capacitor of DCDC converter are in the high frequency switching path where current flow may be discontinuous. These components should be placed as close as possible to reduce parasitic inductance connection. Also it is important to minimize the area of the switching nodes and used the ground plane under them to minimize cross−talk to sensitive signals and IC. It's suggested to keep as complete ground plane under NCP6914 as possible.

PGND and AGND pin connection must be connected to the ground plane. Care should be taken to avoid noise interference between PGND and AGND.

Finally it is always good practice to keep the sensitive tracks such as feedback connection (FB1) away from switching signal connections (SW1) by laying the tracks on the other side or inner layer of PCB.

Figure 33. Recommended PCB Layout

THERMAL CONSIDERATIONS

Careful attention must be paid to the internal power dissipation of the NCP6914. The power dissipation is a function of efficiency and output power. Hence, increasing the output power requires better components selection. Care

should be taken of dropout voltage of LDOs, the larger it is, the higher dissipation it will bring to NCP6914. Keep large copper plane under and close to NCP6914 is helpful for thermal dissipation too.

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This is flip chip package without die coating

Demo Board Available:

The NCP6914GEVB/D evaluation board configures the device in typical application to supply constant voltage.

PACKAGE DIMENSIONS

WLCSP20, 1.77x2.06 CASE 567CV ISSUE A

NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS. **MILLIMETERS**

SOLDERING FOOTPRINT* RECOMMENDED

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trademarks, copyrights, trademarks copyright surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal inju

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative