



# **OPA121**

# Low Cost Precision *Difet*® OPERATIONAL AMPLIFIER

## **FEATURES**

- LOW NOISE: 6nV/√Hz typ at 10kHz
- LOW BIAS CURRENT: 5pA max
- LOW OFFSET: 2mV max
- LOW DRIFT: 3μV/°C typ
- HIGH OPEN-LOOP GAIN: 110dB min
- HIGH COMMON-MODE REJECTION: 86dB min

# DESCRIPTION

The OPA121 is a precision monolithic dielectricallyisolated FET (*Difet*<sup>®</sup>) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET<sup>®</sup> amplifiers.


Very low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

## **APPLICATIONS**

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT



**Difet**<sup>®</sup>, Burr-Brown Corp. BIFET<sup>®</sup>, National Semiconductor Corp.

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

© 1984 Burr-Brown Corporation

# SPECIFICATIONS

## ELECTRICAL

At V<sub>CC</sub> =  $\pm 15$ VDC and T<sub>A</sub> = +25°C unless otherwise noted. Pin 8 connected to ground.

			OPA121KM					
PARAMETER	CONDITIONS	MIN TYP MAX			MIN	ТҮР	MAX	UNITS
INPUT								
	(1)		40			50		nV/√Hz
Voltage, $f_0 = 10Hz$ $f_0 = 100Hz$	(1)		15			18		nV/√Hz
$f_0 = 1kHz$	(1)		8			10		nV/√Hz
$f_0 = 10 \text{kHz}$	(1)		6			7		nV/√Hz
$f_B = 10$ Hz to 10kHz	(1)		0.7			0.8		μVrms
$f_B = 0.1$ Hz to 10 Hz	(1)		1.6			2		μVp-p
Current, $f_B = 0.1Hz$ to 10Hz	(1)		15			21		fA, p-p
$f_{O} = 0.1$ Hz thru 20kHz	(1)		0.8			1.1		fA/√Hz
OFFSET VOLTAGE <sup>(2)</sup>								
Input Offset Voltage	$V_{CM} = 0VDC$		±0.5	±2		±0.5	±3	mV
Average Drift	$T_A = T_{MIN}$ to $T_{MAX}$		±3	±10		±3	±10	μV/°C
Supply Rejection		86	104		86	104		dB
			±6	±50		±6	±50	μV/V
BIAS CURRENT <sup>(2)</sup>								
Input Bias Current	$V_{CM} = 0VDC$		±1	±5		±1	±10	pА
	Device Operating							
OFFSET CURRENT <sup>(2)</sup>								
Input Offset Current	$V_{CM} = 0VDC$		±0.7	±4		±0.7	±8	pА
	Device Operating							
IMPEDANCE								
Differential			10 <sup>13</sup>    1			10 <sup>13</sup>    1		Ω    pF
Common-Mode			10 <sup>14</sup>    3			10 <sup>14</sup>    3		Ω    pF
VOLTAGE RANGE								
Common-Mode Input Range		±10	±11		±10	±11		V
Common-Mode Rejection	$V_{IN} = \pm 10 VDC$	86	104		82	100		dB
OPEN-LOOP GAIN, DC								
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	120		106	114		dB
FREQUENCY RESPONSE								
Unity Gain, Small Signal			2			2		MHz
Full Power Response	20Vp-p, $R_L = 2k\Omega$		32			32		kHz
Slew Rate	$V_0 = \pm 10V, R_L = 2k\Omega$		2			2		V/µs
Settling Time, 0.1%	Gain = $-1$ , R <sub>L</sub> = $2k\Omega$		6			6		μs
0.01%	10V Step		10			10		μs
Overload Recovery, 50% Overdrive <sup>(3)</sup>	Gain = –1		5			5		μs
			<u> </u>					μο
RATED OUTPUT		±11	±12		±11	+12		v
Voltage Output Current Output	$R_L = 2k\Omega$	±11 ±5.5	±12 ±10		±11 ±5.5	±12		mA
Output Resistance	V <sub>O</sub> = ±10VDC DC, Open Loop	±0.5	100 ±10			±10 100		mA Ω
Load Capacitance Stability	Gain = +1		1000			1000		pF
Short Circuit Current	Gaine In	10	40		10	40		mA
POWER SUPPLY								
Rated Voltage			±15			±15		VDC
Voltage Range,								
Derated Performance		±5		±18	±5		±18	VDC
Current, Quiescent	I <sub>O</sub> = 0mADC		2.5	4		2.5	4.5	mA
TEMPERATURE RANGE								
Specification	Ambient Temperature	0		+70	0		+70	°C
Operating	Ambient Temperature	-40		+85	-25		+85	°C
Storage	Ambient Temperature	-65		+150	-55		+125	°C
$\theta$ Junction-Ambient			200			150 <sup>(4)</sup>		°C/W

NOTES: (1) Sample tested. (2) Offset voltage, offset current, and bias current are specified with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (4) 100°C/W for KU grade.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At  $V_{CC}$  =  $\pm 15 VDC$  and  $T_{A}$  =  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

			OPA121KM		(	OPA121KP, KU	I	UNITS
PARAMETER	CONDITIONS	MIN	TYP	МАХ	MIN	ТҮР	MAX	
TEMPERATURE RANGE Specification Range	Ambient Temperature	0		+70	0		+70	°C
INPUT OFFSET VOLTAGE <sup>(1)</sup> Input Offset Voltage Average Drift Supply Rejection	V <sub>CM</sub> = 0VDC	82	±1 ±3 94 ±20	±3 ±10 ±80	82	±1 ±3 94 ±20	±5 ±10 ±80	mV μV/°C dB μV/V
BIAS CURRENT <sup>(1)</sup> Input Bias Current	V <sub>CM</sub> = 0VDC Device Operating		±23	±115		±23	±250	рА
OFFSET CURRENT <sup>(1)</sup> Input Offset Current	V <sub>CM</sub> = 0VDC Device Operating		±16	±100		±16	±200	pА
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V <sub>IN</sub> = ±10VDC	±10 82	±11 98		±10 80	±11 96		V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	106	116		100	110		dB
RATED OUTPUT Voltage Output Current Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $V_{O} = 0VDC$	±10.5 ±5.25 10	±11 ±10 40		±10.5 ±5.25 10	±11 ±10 40		V mA mA
POWER SUPPLY Current, Quiescent	I <sub>O</sub> = 0mADC		2.5	4.5		2.5	5	mA

NOTE: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply±18VDC Internal Power Dissipation <sup>(1)</sup>
Differential Input Voltage
Input Voltage Range±18VDC
Storage Temperature Range
M package –65°C to +150°C
P, U packages –55°C to +125°C
Operating Temperature Range
M package40°C to +85°C
P, U packages25°C to +85°C
Lead Temperature
M, P packages (soldering, 10s)+300°C
U package (soldering, 3s)+260°C
Output Short-Circuit Duration <sup>(2)</sup> Continuous
Junction Temperature +175°C
NOTES: (1) Packages must be derated based on $\theta_{JA} = 150^{\circ}$ C/W (P package); $\theta_{JA} = 200^{\circ}$ C/W (M package); $\theta_{JA} = 100^{\circ}$ C/W (U package). (2) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T <sub>J</sub> .

#### PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA121KM	TO-99	001
OPA121KP	8-Pin Plastic DIP	006
OPA121KU	8-Pin SOIC	182


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

#### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE
OPA121KM	TO-99	0°C to +70°C
OPA121KP	8-Pin Plastic DIP	0°C to +70°C
OPA121KU	8-Pin SOIC	0°C to +70°C

#### **CONNECTION DIAGRAMS**








# **TYPICAL PERFORMANCE CURVES**


 $T_{A}$  = +25°C,  $V_{CC}$  =  $\pm 15 VDC$  unless otherwise noted.







# **TYPICAL PERFORMANCE CURVES (CONT)**

 $T_A = +25^{\circ}C$ ,  $V_{CC} = \pm 15VDC$  unless otherwise noted.







# **APPLICATIONS INFORMATION**

## OFFSET VOLTAGE ADJUSTMENT

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about  $0.3\mu V/^{\circ}C$  for each  $100\mu V$  of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of  $-V_{CC}$ .

Unlike BIFET amplifiers, the **Difet** OPA121 requires input current limiting resistors only if its input voltage is greater




FIGURE 1. Offset Voltage Trim.

than 6V more negative than  $-V_{CC}$ . A 10k $\Omega$  series resistor will limit input current to a safe level with up to ±15V input levels even if both supply voltages are lost.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types),



this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

#### **GUARDING AND SHIELDING**

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a Teflon<sup>TM</sup> standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high-impedance input leads and should be connected to a low-impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure #2).

If guarding is not required, pin 8 (case) should be connected to ground.

#### BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by common-mode voltage.

Teflon<sup>TM</sup> E.I. du Pont de Nemours & Co.




FIGURE 2. Connection of Input Guard.




FIGURE 3. Input Bias Current vs Common-Mode Voltage.





6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA121KU	OBSOLETE	SOIC	D	8		Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	OPA 121KU	
OPA121KU/2K5	OBSOLETE	SOIC	D	8		Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	OPA 121KU	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM


6-Feb-2020


## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------


Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA121KU/2K5	SOIC	D	8	0	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

15-May-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA121KU/2K5	SOIC	D	8	0	367.0	367.0	35.0


# **D0008A**



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
  Reference JEDEC registration MS-012, variation AA.




# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated