Onsemi

MOSFET – N-Channel, **Shielded Gate, POWERTRENCH®**

150 V, 25 A, 34 mΩ

FDMC86260

General Description

This N-Channel MOSFET is produced using onsemi's advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 34 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 5.4 \text{ A}$
- Max $R_{DS(on)} = 44 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 4.8 \text{ A}$
- High Performance Technology for Extremely Low R_{DS(on)}
- 100% UIL Tested
- Pb-Free, Halide Free and RoHS Compliant

Applications

• DC-DC Conversion

Symbol	Parameter	Value	Unit
V _{DS}	Drain to Source Voltage	150	V
V _{GS}	Gate to Source Voltage	±20	V
Ι _D	Drain Current: Continuous, $T_C = 25^{\circ}C$ (Note 5) Continuous, $T_C = 100^{\circ}C$ (Note 5) Continuous, $T_A = 25^{\circ}C$ (Note 1a) Pulsed (Note 4)	25 16 5.4 135	A
E _{AS}	Single Pulse Avalanche Energy (Note 3)	121	mJ
PD	Power Dissipation: $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)	54 2.3	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C


MAXIMUM BATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL CHARACTERISTICS	$(T_A = 25^{\circ}C \text{ unless otherwise noted.})$
-------------------------	---

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 1)	2.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	°C/W

V _{DS}	R _{DS(ON)} MAX	I _D MAX
150 V	34 mΩ @ 10 V	25 A
	44 mΩ @ 6 V	



WDFN8 3.3 × 3.3, 0.65P CASE 483AW



N-CHANNEL MOSFET

MARKING DIAGRAM

	ZXYYKK FDMC 86260 O	
Z	= Assembly Plant Co	ode
XYY	= 3-Digit Date Code	Format
KK	= 2-Alphanumeric Lo	t Run Traceability
	Code	
FDMC86260	= Specific Device Co	ode

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMC86260	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <u>BRD8011/D</u>.

© Semiconductor Components Industries, LLC, 2012 February, 2023 - Rev. 2

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	150	-	-	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25°C	-	110	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 120 V, V_{GS} = 0 V	-	-	1	μA
I _{GSS}	Gate to Source Leakage Current	V_{GS} = ± 20 V, V_{DS} = 0 V	-	-	±100	nA

ON CHARACTERISTICS

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	2	2.7	4	V
${\Delta V_{GS(th)} \over /\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 $\mu A,$ referenced to 25°C	-	-9	-	mV/°C
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 5.4 A	-	27	34	mΩ
		$V_{GS} = 6 \text{ V}, \text{ I}_{D} = 4.8 \text{ A}$	-	31	44	
		V_{GS} = 10 V, I _D = 5.4 A, T _J = 125°C	-	55	69	1
9 FS	Forward Transconductance	V _{DD} = 10 V, I _D = 5.4 A	-	19	-	S

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V_{DS} = 75 V, V_{GS} = 0 V, f = 1 MHz	-	1000	1330	pF
C _{oss}	Output Capacitance		-	105	140	pF
C _{rss}	Reverse Transfer Capacitance		-	4.8	10	pF
Rg	Gate Resistance		0.1	0.6	1.8	Ω

SWITCHING CHARACTERISTICS

t _{d(on)}	Turn-On Delay Time	$V_{DD} = 75 \text{ V}, \text{ I}_{D} = 5.4 \text{ A}, \text{ V}_{GS} = 10 \text{ V},$	-	9.5	19	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	2	10	ns
t _{d(off)}	Turn-Off Delay Time		-	17	30	ns
t _f	Fall Time		-	3.3	10	ns
Q _{g(TOT)}	Total Gate Charge	V_{GS} = 0 V to 10 V, V_{DD} = 75 V, I_{D} = 5.4 A	-	15	21	nC
		V_{GS} = 0 V to 6 V, V_{DD} = 75 V, I_{D} = 5.4 A	_	9.7	14	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 75 V, I _D = 5.4 A	-	4.0	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	$V_{DD} = 75 \text{ V}, \text{ I}_{D} = 5.4 \text{ A}$	-	3.1	-	nC


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
DRAIN-SOU	DRAIN-SOURCE DIODE CHARACTERISTICS					
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 5.4 A (Note 2)	-	0.77	1.3	V
		V _{GS} = 0 V, I _S = 1.9 A (Note 2)	-	0.72	1.2	
t _{rr}	Reverse Recovery Time	$I_F = 5.4 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	64	102	ns
Q _{rr}	Reverse Recovery Charge]	-	85	137	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. R_{0JA} is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{0JC} is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.




- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. E_{AS} of 121 mJ is based on starting T_J = 25°C, L = 3 mH, I_{AS} = 9 A, V_{DD} = 150 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 22 A. 4. Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.



TYPICAL CHARACTERISTICS


(T_J = 25°C unless otherwise noted)




vs. Source Current


TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$












Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)

(T_J = $25^{\circ}C$ unless otherwise noted)






Figure 13. Junction-to-Ambient Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

DATE 10 SEP 2019











в


FRONT VIEW



BOTTOM VIEW



WDFN8 3.3X3.3, 0.65P CASE 483AW ISSUE A



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1			
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS.
- 2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	I	I	0.05
b	0.27	0.32	0.37
С	0.15	0.20	0.25
D	3.20	3.30	3.40
D1	2.27 REF		
D2	0.52 REF		
E	3.20	3.30	3.40
E1	1.85	1.95	2.05
е	0.65 BSC		
e1	1.95 BSC		
k	0.33 REF		
L	0.30	0.40	0.50
L1	0.34 REF		
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.05		

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales