

SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013

LMH6704 650 MHz Selectable Gain Buffer with Disable

Check for Samples: LMH6704


FEATURES

- Wideband operation
 - A_V = +1, V_O = 0.5 V_{PP} 650 MHz
 - A_V = +2, V_O = 0.5 V_{PP} 450 MHz
 - $-A_{V} = +2, V_{O} = 2 V_{PP} 400 \text{ MHz}$
- High output current ±90 mA
- Very low distortion
 - $2^{nd}/3^{rd}$ harmonics (10 MHz, R₁ = 100 Ω): -62/-78dBc
 - Differential gain/Differential phase: 0.02%/0.02°
- Low noise 2.3nV/VHz
- High slew rate 3000 V/µs
- Supply current 11.5 mA

APPLICATIONS

- HDTV, NTSC and PAL video systems
- Video switching and distribution
- ADC driver
- **DAC** buffer
- **RGB** driver
- High speed multiplexer

CONNECTION DIAGRAM




See Package Number D0008A

DESCRIPTION

The LMH[™]6704 is a very wideband, DC coupled selectable gain buffer designed specifically for wide dynamic range systems requiring exceptional signal fidelity. The LMH6704 includes on chip feedback and gain set resistors, simplifying PCB layout while providing user selectable gains of +1, +2 and -1 V/V. The LMH6704 provides a disable pin, which places the amplifier in a high output impedance, low power mode. The Disable pin may be allowed to float high.

With a 650 MHz Small Signal Bandwidth ($A_V = +1$), full power gain flatness to 200 MHz, and excellent Differential Gain and Phase, the LMH6704 is optimized for video applications. High resolution video systems will benefit from the LMH6704 ability to drive multiple video loads at low levels of differential gain or differential phase distortion.

The LMH6704 is constructed with proprietary high speed complementary bipolar process using proven current feedback circuit architectures. It is available in 8 Pin SOIC and 6 Pin SOT-23 packages.



See Package Number DBV0006A

AA

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LMH is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

LMH6704

SNOSAD0C -FEBRUARY 2005-REVISED MARCH 2013

www.ti.com

RUMENTS

AS



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

ESD Tolerance (2)	Human Body Model	2000V
	Machine Model	200V
Supply Voltage		13.5V
I _{OUT}		(3)
Common-Mode Input Voltage		V _S ⁻ to V _S ⁺
Maximum Junction Temperatu	ire	150°C
Storage Temperature Range		-65°C to 150°C
	Infrared or Convection (20 sec.)	235°C
Soldering Information Wave Soldering (10 sec.) Lead Temp. (soldering 10 sec.)		260°C
		300°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specifications, see the Electrical Characteristics tables.

(2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC). Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

(3) The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

Operating Ratings⁽¹⁾

Nominal Supply Voltage	±4V to ±6\				
Temperature Range ⁽²⁾	−40°C to 85°C				
Thermal Resistance	•				
Package	(θ _{JC})	(θ _{JA})			
8-Pin SOIC	160°C/W				
6-Pin SOT23	187°C/W				

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specifications, see the Electrical Characteristics tables.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/|\theta_{JA}|$. All numbers apply for packages soldered directly onto a PC Board.



SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013

www.ti.com

Electrical Characteristics ⁽¹⁾

 $T_A = +25^{\circ}C$, $A_V = +2$, $V_S = \pm 5V$, $R_L = 100\Omega$; unless specified.

Symbol	Parameter	Condition	าร	Min ⁽²⁾	Тур ⁽²⁾	Max ⁽²⁾	Units	
Dynamic F	Performance							
SSBW		$V_{OUT} = 0.5 V_{PP}, A_V = +1$			650			
SSBW	-3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$			450		MHz	
LSBW	-	V _{OUT} = 2 V _{PP}			400			
GF _{0.1dB}	0.1 dB Gain Bandwidth	$V_{OUT} = 2 V_{PP}$			200		MHz	
SR	Slew Rate	$V_{OUT} = 4 V_{PP}, 40\% \text{ to } 60$	% (3)		3000		V/µs	
TRS/TRL	Rise and Fall Time (10% to 90%)	2V Step			0.9		ns	
t _s	Settling Time to 0.1%	2V Step			10		ns	
Distortion	and Noise Response							
HD2L	2 nd Harmonic Distortion	V _{OUT} = 2.0 V _{PP} , f = 10 M	Hz		-62			
HD2H		V _{OUT} = 2.0 V _{PP} , f = 40 M	Hz		-52		dBc	
HD3L	3 rd Harmonic Distortion	V _{OUT} = 2.0 V _{PP} , f = 10 M	Hz		-78		JD -	
HD3H	-	V _{OUT} = 2.0 V _{PP} , f = 40 M	Hz		-65		dBc	
IMD	Two-Tone Intermodulation	f = 10 MHz, P _{OUT} = 10 dl	3m/tone		-65		dBc	
			A _V = +2		10.5			
V _N	Output Noise Voltage	f = 100 kHz	A _V = +1		9.3		nV/√Hz	
			A _V = −1		10.5			
I _{NN}	Non-Inverting Input Noise Current			3		pA/√Hz		
DG	Differential Gain	R _L = 150Ω, f = 4.43 MHz			.02		%	
DP	Differential Phase	R _L = 150Ω, f = 4.43 MHz			0.02		deg	
Static, DC	Performance							
A _V	Gain			1.98 1.96	2.00	2.02 2.04	V/V	
	Gain Error			-1 -2		+1 +2	%	
V _{IO}	Input Offset Voltage				2	±7 ±8.3	mV	
DV _{IO}	Input Offset Voltage Average Drift				35		μV/°C	
I _{BN}	Input Bias Current	Non-Inverting ⁽⁴⁾			-5	±15 ±18	μA	
I _{BI}	Input Bias Current	Inverting			5	±22 ±31		
CMIR	Common Mode Input Range	$V_{IO} \le 15 \text{ mV}$		±1.9	±2		V	
PSRR	Power Supply Rejection Ratio	DC		48 47	52		dB	
V		R _L = ∞		±3.3 ±3.18	±3.5		V	
Vo	Output Voltage Swing	R _L = 100Ω		±3.2 ±3.12	±3.5		v	
I _O	Linear Output Current	V _{OUT} ≤ 80 mV		±55	±90		mA	
	Supply Current (Enabled)	$\overline{\text{DIS}} = 2\text{V}, \text{ R}_{\text{L}} = \infty$			11.5	12.5 13.7		
I _S	Supply Current (Disabled)	$\overline{\text{DIS}} = 0.8 \text{V}, \text{R}_{\text{L}} = \infty$			0.25	0.9 0.925	mA	

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. Parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Min/Max ratings are based on production testing unless otherwise specified.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested on shipped production material.

(3) Slew Rate is the average of the rising and falling edges.

(4) Negative current implies current flowing out of the device.

Copyright © 2005–2013, Texas Instruments Incorporated

SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013



www.ti.com

Electrical Characteristics ⁽¹⁾ (continued)

 T_{A} = +25°C , A_{V} = +2, V_{S} = ±5V, R_{L} = 100Ω; unless specified.

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур ⁽²⁾	Max ⁽²⁾	Units
R _F & R _G	Internal R _F and R _G		375	465	563	Ω
R _{OUT}	Closed Loop Output Resistance	DC		0.05		Ω
R _{IN+}	Input Resistance			1		MΩ
C _{IN+}	Input Capacitance			1		pF
Enable/Dis	able Performance (Disabled Low)					
T _{ON}	Enable Time			10		ns
T _{OFF}	Disable Time			10		ns
	Output Glitch			50		mV _{PP}
V _{IH}	Enable Voltage	DIS ≥ V _{IH}	2.0			V
V _{IL}	Disable Voltage	DIS ≤ V _{IL}			0.8	
I _{IH}	Disable Input Bias Current, High	$\overline{\text{DIS}} = V^+, (4)$		-1	±50	μA
IIL	Disable Input Bias Current, Low	$\overline{\text{DIS}} = 0V^{(4)}$	0	-100	-350	μA
I _{OZ}	Disabled Output Leakage Current	$A_V = +1, V_{OUT} = \pm 1.8V$		0.2	±25 ±50	μA




NORMALIZED GAIN (dB)

GAIN (dB)

GAIN (dB)

SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013

www.ti.com



5

SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013


Typical Performance Characteristics (continued) $(T_A = 25^{\circ}C, V_S = \pm 5V, R_L = 100\Omega, A_V = +2, V_{OUT} = 0.5 V_{PP}$; Unless Specified). Large Signal Pulse Response **Small Signal Pulse Response** 2.5 0.5 2 0.4 1.5 0.3 1 0.2 Vout (V) 0.5 0.1 Vout (V) 0 0 -0.5 -0.1 -1 -0.2 -1.5 -0.3 -2 -0.4 -2.5 -0.5 TIME (2 ns/div) TIME (2 ns/div) Figure 8. Figure 7. **Harmonic Distortion Harmonic Distortion** vs. Frequency vs. Load -20 -45 V_{OUT} = 2 V_{PP} f = 10 MHz -30 -55 HARMONIC DISTORTION (dBc) HARMONIC DISTORTION (dBc) V_{OUT} = 2 V_{PP} -40 2nd -65 -50 -60 -75 -70 -85 -80 -90 -95 3^{rd} 3^{rc} -100 -105 -110 -120 -115 0 1 10 100 200 400 600 800 1000 FREQUENCY (MHz) LOAD RESISTANCE (Ω) Figure 9. Figure 10. **Harmonic Distortion** vs. Output Voltage DG/DP -45 0.025 0.025 2nd = 4.43 MHz 0.2 0.2 -55 $R_L = 150\Omega$ HARMONIC DISTORTION (dBc) 0.015 0.015 -65 0.01 0.01 DP 0.005 0.005 DG (%) -75 0 DG 0 0 Р -85 -0.005 -0.005 3rd -0.01 -0.01 -95 -0.015 -0.015 = 10 MHz -105 -0.02 $R_L = 100\Omega$ -0.02 -0.025 -0.025 -115 -1 -0.75 -0.5 -0.25 0 0.25 0.5 0.75 1 2 0 1 3 4 5 6 7 OUTPUT VOLTAGE PEAK TO PEAK V_{OUT} (V_{DC}) Figure 11. Figure 12.

6

www.ti.com



SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013



(1) Negative current implies current flowing out of the device.

TEXAS INSTRUMENTS

O VOUT

+5V

Css

0.1 µF

NCC

VIN

RIN

6.8 µF

.01

.MH6704

CPO

C_{NEG}

.01 ul

6.8 µl

Figure 18. Recommended Gain of +1 Circuit

SNOSAD0C - FEBRUARY 2005 - REVISED MARCH 2013

www.ti.com

APPLICATION INFORMATION




Figure 17. Recommended Gain of +2 Circuit




Figure 19. Recommended Gain of -1 Circuit

GENERAL INFORMATION

The LMH6704 is a high speed current feedback Selectable Gain Buffer (SGB), optimized for very high speed and low distortion. With its internal feedback and gain-setting resistors the LMH6704 offers excellent AC performance while simplifying board layout and minimizing the affects of layout related parasitic components. The LMH6704 has no internal ground reference so single or split supply configurations are both equally useful.

SETTING THE CLOSED LOOP GAIN

The LMH6704 is a current feedback amplifier with on-chip $R_F = R_G = 465\Omega$. As such it can be configured with an $A_V = +2$, $A_V = +1$, or an $A_V = -1$ by connecting pins 3 and 4 as described in Table 1.

	Input Connections						
GAIN A _V	Non-Inverting (Pin 3, SOT-23)	Inverting (Pin 4, SOT-23)					
-1 V/V	Ground	Input Signal					
+1 V/V	Input Signal	NC (Open)					
+2 V/V	Input Signal	Ground					

Table 1.

The gain accuracy of the LMH6704 is accurate over temperature to within $\pm 1\%$. The internal gain setting resistors, R_Fand R_G, match very well. The LMH6704 architecture takes advantage of the fact that the internal gain setting resistors track each other well over a wide range of temperature and process variation to keep the overall gain constant, despite the fact that the individual resistors have nominal temperature drifts. Therefore, using external resistors in series with R_G to change the gain will result in poor gain accuracy over temperature.






Figure 20. Alternate Unity Gain Configuration

UNITY GAIN COMPENSATION

With a current feedback Selectable Gain Buffer like the LMH6704, the feedback resistor is a compromise between the value needed for stability at unity gain and the optimized value needed at a gain of two. In standard open-loop current feedback operational amplifiers the feedback resistor, R_F , is external and its value can be adjusted to match the required gain. Since the feedback resistor is integrated in the LMH6704, it is not possible to adjust it's value. However, we can employ the circuit shown in Figure 20. This circuit modifies the noise gain of the amplifier to eliminate the peaking associated with using the circuit shown in Figure 18. The frequency response is shown in Figure 21. The decreased peaking does come at a price as the output referred voltage noise density increases by a factor of 1.1.




Figure 21. Unity Gain Frequency Response

OUTPUT VOLTAGE NOISE

Open-loop operational amplifiers specify three input referred noise parameters: input voltage noise, non-inverting input current noise, and inverting input current noise. These specifications are used to calculate the total voltage noise produced at the output of the amplifier. The LMH6704 is a closed loop amplifier with internal resistors, thus only the non-inverting input current noise flows through external components. All other noise sources are internal to the part. There are four possible values for the noise at the output depending on the gain configuration as shown in Table 2. For more information on calculating noise in current feedback amplifiers see Application Notes OA-12 and AN104 available at www.ti.com.

The total noise voltage at the output can be calculated using Equation 1:

SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013

 $E_0 = \sqrt{(4kTR_{SOURCE} + (I_{BN} * R_{SOURCE})^2) * G_N^2 + (OUTPUT REFERRED NOISE VOLTAGE)^2}$, Where

 G_N = Noise Gain and 4kT = 16E-21 Joules @ Room Temperature

For example, if an $A_V = +2$ configuration is used with a source impedance of 37.5Ω (parallel combination of 75Ω source and 75Ω termination impedances), where "I_{BN}" is $18.5pA/\sqrt{Hz}$ and the output referred voltage noise (excluding non-inverting input noise current) can be found in Table 2. The total noise (E_O) at the output can be calculated as:

 $E_0 = \sqrt{(16E-21*37.5 + (18.5 pA*37.5)^2)*2^2 + (10.5 nV)^2} = 10.6 nV/\sqrt{Hz}$

Table 2. Measured Output Noise Voltage⁽¹⁾

Gain (A _V)	Output Referred Voltage Noise (nV/√Hz), excluding non-inverting noise current
+2	10.5
+1	9.3
+1, alternate method shown in Figure 20	10.5
-1	10.5

(1) Note: f ≥ 100 kHz

ENABLE/DISABLE




Figure 22. DIS Pin Simplified Schematic

The LMH6704 has a TTL logic compatible disable function. Apply a logic low (<.8V) to the DS pin and the LMH6704 is disabled. Apply a logic high (>2.0V), or let the pin float and the LMH6704 is enabled. Voltage, not current, at the Disable pin (DS) determines the enable/disable state. Care must be exercised to prevent the disable pin voltage from going more than .8V below the midpoint of the supply voltages (0V with split supplies, $V^+/2$ with single supply biasing). Doing so could cause transistor Q1 to Zener resulting in damage to the disable circuit (See Figure 22 or the simplified internal schematic diagram using SOT-23 package pin numbers). The core amplifier is unaffected by this, but the disable operation could become permanently slower as a result.

Disabled, the LMH6704 inputs and output become high impedances. While disabled the LMH6704 quiescent current is approximately 250 μ A. Because of the pull up resistor on the disable circuit, the I_{CC} and I_{EE} currents (positive and negative supply currents respectively) are not balanced in the disabled state. The positive supply current (I_{CC}) is approximately 350 μ A while the negative supply current (I_{EE}) is only 250 μ A. The remaining I_{EE} current of 100 μ A flows through the disable pin.

The disable function can be used to create analog switches or multiplexers. Implement a single analog switch with one LMH6704 positioned between an input and output. Create an analog multiplexer with several LMH6704's. Use the circuit shown in for multiplexer applications because there is no RG to shunt signals to ground.

10 Submit Documentation Feedback



www.ti.com

(1)

(2)



EVALUATION BOARDS

Texas Instruments provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the data sheet plots were measured with these boards.

Device	Package	Evaluation Board Part Number		
LMH6704MA	SOIC-8	CLC730227		
LMH6704MF	SOT23-6	CLC730216		

DRIVING CAPACITIVE LOADS

Capacitive output loading applications will benefit from the use of a series output resistor R_{ISO} . Figure 23 shows the use of a series output resistor, R_{ISO} , to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The chart "Suggested R_{ISO} vs. Cap Load" gives a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for 0.5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of R_{ISO} can be reduced slightly from the recommended values.




Figure 23. Decoupling Capacitive Loads

LAYOUT CONSIDERATIONS

Whenever questions about layout arise, use the evaluation board as a guide. To reduce parasitic capacitances ground and power planes should be removed near the input and output pins. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends. Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. In Figure 17, Figure 18, and Figure 19 C_{SS} is optional, but is recommended for best second order harmonic distortion. Another option to using C_{SS} is to use pairs of 0.01 µF and 0.1 µF ceramic capacitors for each supply bypass.




Figure 24. Typical Video Application

SNOSAD0C - FEBRUARY 2005 - REVISED MARCH 2013

VIDEO PERFORMANCE

The LMH6704 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. NTSC and PAL performance is nearly flawless with DG of 0.02% and DP of 0.02°. Best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 24 shows a typical configuration for driving a 75Ω Cable. The amplifier is configured for a gain of two to make up for the 6 dB of loss in R_{OUT}.

POWER DISSIPATION

Follow these steps to determine the Maximum power dissipation for the LMH6704:

1. Calculate the quiescent (no-load) power:

 $\mathsf{P}_{\mathsf{AMP}} = \mathsf{I}_{\mathsf{CC}^*} (\mathsf{V}_{\mathsf{S}})$

where $V_S = V^+ - V^-$

2. Calculate the RMS power dissipated in the output stage:

 P_{D} (rms) = rms ((V_S - V_{OUT}) x I_{OUT})

where V_{OUT} and I_{OUT} are the voltage and current across the external load and V_S is the total supply current

3. Calculate the total RMS power:

$$P_T = P_{AMP} + P_D$$

The maximum power that the LMH6704, package can dissipate at a given temperature can be derived with the following equation:

 $P_{MAX} = (150^{\circ} - T_{AMB})/\theta_{JA}$, where $T_{AMB} =$ Ambient temperature (°C) and $\theta_{JA} =$ Thermal resistance, from junction to ambient, for a given package (°C/W). For the SOT-23 package θ_{JA} is 187°C/W.

ESD PROTECTION

The LMH6704 is protected against electrostatic discharge (ESD) on all pins. The LMH6704 will survive 2000V Human Body model and 200V Machine model events. Input and Output pins have ESD diodes to either supply pin (V⁺ and V⁻) which are reverse biased and essentially have no effect under most normal operating conditions. There are occasions, however, when the ESD diodes will be evident. If the LMH6704 is driven by a large signal while the device is powered down, the ESD diodes might enter forward operating region and conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to inadvertently power up the LMH6704 with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input.

(4)

(5)

(3)



SNOSAD0C-FEBRUARY 2005-REVISED MARCH 2013

REVISION HISTORY

Cł	nanges from Revision B (March 2013) to Revision C P	age
•	Changed layout of National Data Sheet to TI format	. 12



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	()		-		-	()	(6)	(-)		(<i>)</i>	
LMH6704MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 04MA	Samples
LMH6704MF/NOPB	ACTIVE	SOT-23	DBV	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	B07A	Samples
LMH6704MFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	B07A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6704MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6704MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6704MF/NOPB	SOT-23	DBV	6	1000	208.0	191.0	35.0
LMH6704MFX/NOPB	SOT-23	DBV	6	3000	208.0	191.0	35.0



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMH6704MA/NOPB	D	SOIC	8	95	495	8	4064	3.05

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated