1T 8051 8-bit Microcontroller

NuMicro® Family MS51 Series MS51BA9AE MS51DA9AE Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

6.12

6.13

LIST OF FIGURES

1 GENERAL DESCRIPTION

The MS51 is an embedded flash type, 8-bit high performance 1T 8051-based microcontroller. The instruction set is fully compatible with the standard 80C51 and performance enhanced.

The MS51BA9AE / MS51DA9AE Bytes of main Flash called APROM, in which the contents of User Code resides. The MS51 Flash supports In-Application-Programming (IAP) function, which enables onchip firmware updates. IAP also makes it possible to configure any block of User Code array to be used as non-volatile data storage, which is written by IAP and read by IAP or MOVC instruction, this function means whole 8K Bytes area all can be use as Data Flash through IAP command. MS51 support an function of configurationable Flash from APROM called LDROM, in which the Boot Code normally resides for carrying out In-System-Programming (ISP). The LDROM size is configurable with a maximum of 4K Bytes by CONFIG define. There is an additional include special 128 bytes security protection memory (SPROM) to enhance the security and protection of customer application. To facilitate programming and verification, the Flash allows to be programmed and read electronically by parallel Writer or In-Circuit-Programming (ICP). Once the code is confirmed, user can lock the code for security.

The MS51BA9AE / MS51DA9AE provides rich peripherals including 256 Bytes of SRAM, 1K Bytes of auxiliary RAM (XRAM), Up to 12 general purpose I/O, two 16-bit Timers/Counters 0/1, one 16-bit Timer2 with three-channel input capture module, one Watchdog Timer (WDT), one Self Wake-up Timer (WKT), one 16-bit auto-reload Timer3 for general purpose or baud rate generator, two UARTs with frame error detection and automatic address recognition, one SPI, one I²C, five enhanced PWM output channels, eight-channel shared pin interrupt for all I/O, and one 12-bit ADC. The peripherals are equipped with 18 sources with 4-level-priority interrupts capability.

The MS51BA9AE / MS51DA9AE is equipped with three clock sources and supports switching on-thefly via software. The three clock sources include external clock input, 10 kHz internal oscillator, and one 16 MHz internal precise oscillator that is factory trimmed to ±1% at room temperature. The MS51 provides additional power monitoring detection such as power-on reset and 4-level brown-out detection, which stabilizes the power-on/off sequence for a high reliability system design.

The MS51BA9AE / MS51DA9AE microcontroller operation consumes a very low power with two economic power modes to reduce power consumption $-$ Idle and Power-down mode, which are software selectable. Idle mode turns off the CPU clock but allows continuing peripheral operation. Power-down mode stops the whole system clock for minimum power consumption. The system clock of the MS51 can also be slowed down by software clock divider, which allows for a flexibility between execution performance and power consumption.

With high performance CPU core and rich well-designed peripherals, the MS51 benefits to meet a general purpose, home appliances, or motor control system accomplishment.

MS51 SERIES DATASHEET

3 PARTS INFORMATION

3.1 MS51 Series Package Type

3.2 MS51 Series Selection Guide

Note:

1. ISP ROM programmable 1K/2K/3K/4KB Flash for user program loader (LDROM) share from ARPOM.

2. ISO 7816-3 configurable as UART2.

3. Detailed package information please refer to Chapter 7

4. This TRM only for MS51BA9AE / MS51DA9AE product

3.3 MS51 Series Selection Code

Table 3.3-1 MS51 Series Selection Code

4 PIN CONFIGURATION

Users can find pin configuaration informations by using [NuTool - PinConfigure.](http://www.nuvoton.com/opencms/resource-download.jsp?tp_GUID=SW1020150724174251) The NuTool - PinConfigure contains all Nuvoton NuMicro® Family chip series with all part number, and helps users configure GPIO multi-function correctly and handily.

4.1 MS51BA9AE / MS51DA9AE Multi Function Pin Diagram

4.1.1 TSSOP 14-pin Package Pin Diagram

Corresponding Part Number: MS51DA9AE

Figure 4.1-1 Pin Assignment of TSSOP-14 Package

4.1.2 MSOP 10-pin Package Pin Diagram

Corresponding Part Number: MS51BA9AE

Figure 4.1-2 Pin Assignment of MSOP-10 Package

4.2 MS51BA9AE / MS51DA9AE Pin Description

Note:

1. All I/O pins can be configured as a interrupt pin. This feature is not listed in multi-function description.

2. UART0**_**TXD and UART0**_**RXD pins are software exchangeable by UART0PX (AUXR1.2).

3. [I2C] alternate function remapping option. I²C pins is software switched by I2CPX (I2CON.0).

4. [STADC] alternate function remapping option. STADC pin is software switched by STADCPX(ADCCON1.6).

5. PIOx register decides which pins are PWM or GPIO.

6. UART1_TXD and UART1_RXD pins are software exchangeable by UART1PX (AUXR1.1).

Table 4.2-1 Pin Description

5 BLOCK DIAGRAM

5.1 MS51BA9AE / MS51DA9AE BLOCK DIAGRAM

[Figure 5.1-1](#page-14-2) shows the MS51 functional block diagram and gives the outline of the device. User can find all the peripheral functions of the device in the diagram.

Figure 5.1-1 Functional Block Diagram

6 FUNCTION DESCRIPTION

6.1 Memory Organization

A standard 80C51 based microcontroller divides the memory into two different sections, Program Memory and Data Memory. The Program Memory is used to store the instruction codes, whereas the Data Memory is used to store data or variations during the program execution.

The Data Memory occupies a separate address space from Program Memory. In MS51, there are 256 Bytes of internal scratch-pad RAM. For many applications those need more internal RAM, the MS51 provides another on-chip 1K Bytes of RAM, which is called XRAM, accessed by MOVX instruction.

The whole embedded flash, functioning as Program Memory, is divided into three blocks: Application ROM (APROM) normally for User Code, Loader ROM (LDROM) normally for Boot Code, and CONFIG bytes for hardware initialization. Actually, APROM and LDROM function in the same way but have different size. Each block is accumulated page by page and the page size is 128 Bytes. The flash control unit supports Erase, Program, and Read modes. The external writer tools though specific I/O pins, In-Application-Programming (IAP), or In-System-Programming (ISP) can both perform these modes.

The MS51 has several hardware configuration bytes, called CONFIG, those are used to configure the hardware options such as the security bits, system clock source, and so on. These hardware options can be re-configured through the parallel Writer, In-Circuit-Programming (ICP), or In-Application-Programming (IAP). Several functions, which are defined by certain CONFIG bits are also available to be re-configured by SFR. Therefore, there is a need to load such CONFIG bits into respective SFR bits. Such loading will occur after resets. These SFR bits can be continuously controlled via user's software.

CONFIG0

Factory default value: 1111 1111b

Figure 6.2-1 CONFIG0 Any Reset Reloading

CONFIG1

Factory default value: 1111 1111b

CONFIG2

Factory default value: 1111 1111b

Figure 6.2-2 CONFIG2 Power-On Reset Reloading

CONFIG4

Factory default value: 1111 1111b

6.3 System Manager

6.3.1 Clock System

The MS51 has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. The MS51 provides three options of the system clock sources including internal oscillator, or external clock from XIN pin via software. The MS51 is embedded with two internal oscillators: one 10 kHz low-speed and one 16 MHz high-speed, which is factory trimmed to ±2% under all conditions. A clock divider CKDIV is also available on MS51 for adjustment of the flexibility between power consumption and operating performance.

Figure 6.3-1 Clock System Block Diagram

6.4 Flash Memory Control

6.4.1 In-Application-Programming (IAP)

Unlike RAM's real-time operation, to update flash data often takes long time. Furthermore, it is a quite complex timing procedure to erase, program, or read flash data. The MS51 carried out the flash operation with convenient mechanism to help user re-programming the flash content by In-Application-Programming (IAP). IAP is an in-circuit electrical erasure and programming method through software.

After IAP enabling by setting IAPEN (CHPCON.0 with TA protected) and setting the enable bit in IAPUEN that allows the target block to be updated, user can easily fill the 16-bit target address in IAPAH and IAPAL, data in IAPFD, and command in IAPCN. Then the IAP is ready to begin by setting a triggering bit IAPGO (IAPTRG.0). Note that IAPTRG is also TA protected. At this moment, the CPU holds the Program Counter and the built-in IAP automation takes over to control the internal chargepump for high voltage and the detail signal timing. The erase and program time is internally controlled disregard of the operating voltage and frequency. Nominally, a page-erase time is 5 ms and a byteprogram time is 23.5 μs. After IAP action completed, the Program Counter continues to run the following instructions. The IAPGO bit will be automatically cleared. An IAP failure flag, IAPFF (CHPCON.6), can be check whether the previous IAP operation was successful or not. Through this progress, user can easily erase, program, and verify the Flash Memory by just taking care of pure software.

6.4.2 In-Circuit-Programming (ICP)

The Flash Memory can be programmed by "In-Circuit-Programming" (ICP). If the product is just under development or the end product needs firmware updating in the hand of an end customer, the hardware programming mode will make repeated programming difficult and inconvenient. ICP method makes it easy and possible without removing the microcontroller from the system. ICP mode also allows customers to manufacture circuit boards with un-programmed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a customized firmware.

There are three signal pins, nRESET, ICE_DAT, and ICE_CLK, involved in ICP function. nRESET is used to enter or exit ICP mode. ICE_DAT is the data input and output pin. ICE_CLK is the clock input pin, which synchronizes the data shifted in to or out from MCU under programming. User should leave these three pins plus VDD and GND pins on the circuit board to make ICP possible.

Nuvoton provides ICP tool for MS51, which enables user to easily perform ICP through Nuvoton ICP programmer. The ICP programmer developed by Nuvoton has been optimized according to the electric characteristics of MCU. It also satisfies the stability and efficiency during production progress. For more details, please visit Nuvoton 8-bit Microcontroller website: [Nuvoton 80C51 Microcontroller Technical](https://www.nuvoton.com/resource-download.jsp?tp_GUID=SW1720200221181328) [Support.](https://www.nuvoton.com/resource-download.jsp?tp_GUID=SW1720200221181328)

6.4.3 On-Chip-Debugger (OCD)

The MS51 is embedded in an on-chip-debugger (OCD) providing developers with a low cost method for debugging user code, which is available on each package. The OCD gives debug capability of complete program flow control with eight hardware address breakpoints, single step, free running, and nonintrusive commands for memory access. The OCD system does not occupy any locations in the memory map and does not share any on-chip peripherals.

6.5 General Purpose I/O (GPIO)

6.5.1 GPIO Mode

The MS51 has a maximum of 43 general purpose I/O pins which 40 bit-addressable general I/O pins grouped as 5 ports, P0 to P4, and 7 general I/O pins grouped as P5. Each port has its port control register (Px register). The writing and reading of a port control register have different meanings. A write to port control register sets the port output latch logic value, whereas a read gets the port pin logic state. These four modes are quasi-bidirectional (standard 8051 port structure), push-pull, input-only, and open-drain modes. Each port spends two special function registers PxM1 and PxM2 to select the I/O mode of port Px. The list below illustrates how to select the I/O mode of Px.n. Note that the default configuration of is input-only (high-impedance) after any reset.

$PnM1.X^{[1]}$	$PM2.X^{[1]}$	I/O Type	
0	0	Quasi-bidirectional	
0		Push-pull	
	0	Input-only (high-impedance)	
		Open-drain	
NOTE1: $N = 0.5$, $x = 0.7$			

Table 6.5-1 Configuration for Different I/O Modes

All I/O pins can be selected as TTL level inputs or Schmitt triggered inputs by selecting corresponding bit in PxS register. Schmitt triggered input has better glitch suppression capability. All I/O pins also have bit-controllable, slew rate select ability via software. The control registers are PxSR. By default, the slew rate is slow. If user would like to increase the I/O output speed, setting the corresponding bit in PxSR, the slew rate is selected in a faster level.

For example:

6.6 Timer

6.6.1 Timer/Counter 0 And 1

Timer/Counter 0 and 1 on MS51 are two 16-bit Timers/Counters. Each of them has two 8-bit registers those form the 16-bit counting register. For Timer/Counter 0 they are TH0, the upper 8-bit register, and TL0, the lower 8-bit register. Similarly Timer/Counter 1 has two 8-bit registers, TH1 and TL1. TCON and TMOD can configure modes of Timer/Counter 0 and 1.

The Timer or Counter function is selected by the C/\overline{T} bit in TMOD. Each Timer/Counter has its own selection bit. TMOD.2 selects the function for Timer/Counter 0 and TMOD.6 selects the function for Timer/Counter 1

When configured as a "Timer", the timer counts the system clock cycles. The timer clock is 1/12 of the system clock (F_{SYS}) for standard 8051 capability or direct the system clock for enhancement, which is selected by T0M (CKCON.3) bit for Timer 0 and T1M (CKCON.4) bit for Timer 1. In the "Counter" mode, the countering register increases on the falling edge of the external input pin T0. If the sampled value is high in one clock cycle and low in the next, a valid 1-to-0 transition is recognized on T0 or T1 pin.

The Timers 0 and 1 can be configured to automatically to toggle output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. This function is enabled by control bits T0OE and T1OE in the CKCON register, and apply to Timer 0 and Timer 1 respectively. The port outputs will be logic 1 prior to the first timer overflow when this mode is turned on. In order for this mode to function, the C/\overline{T} bit should be cleared selecting the system clock as the clock source for the timer.

Note that the TH0 (TH1) and TL0 (TL1) are accessed separately. It is strongly recommended that in mode 0 or 1, user should stop Timer temporally by clearing TR0 (TR1) bit before reading from or writing to TH0 (TH1) and TL0 (TL1). The free-running reading or writing may cause unpredictable result.

6.6.2 Timer2 and Input Capture

Timer 2 is a 16-bit up counter cascaded with TH2, the upper 8 bits register, and TL2, the lower 8 bit register. Equipped with RCMP2H and RCMP2L, Timer 2 can operate under compare mode and autoreload mode selected by CM/RL2 (T2CON.0). An 3-channel input capture module makes Timer 2 detect and measure the width or period of input pulses. The results of 3 input captures are stores in C0H and C0L, C1H and C1L, C2H and C2L individually. The clock source of Timer 2 is from the system clock pre-scaled by a clock divider with 8 different scales for wide field application. The clock is enabled when TR2 (T2CON.2) is 1, and disabled when TR2 is 0. The following registers are related to Timer 2 function.

Figure 6.6-1 Timer 2 Full Function Block Diagram

6.6.3 Timer3

Timer 3 is implemented simply as a 16-bit auto-reload, up-counting timer. The user can select the prescale with T3PS[2:0] (T3CON[2:0]) and fill the reload value into RH3 and RL3 registers to determine its overflow rate. User then can set TR3 (T3CON.3) to start counting. When the counter rolls over FFFFH, TF3 (T3CON.4) is set as 1 and a reload is generated and causes the contents of the RH3 and RL3 registers to be reloaded into the internal 16-bit counter. If ET3 (EIE1.1) is set as 1, Timer 3 interrupt service routine will be served. TF3 is auto-cleared by hardware after entering its interrupt service routine.

Timer 3 can also be the baud rate clock source of both UARTs.

Figure 6.6-2 Timer 3 Block Diagram

6.7 Watchdog Timer (WDT)

The MS51 provides one Watchdog Timer (WDT). It can be configured as a time-out reset timer to reset whole device. Once the device runs in an abnormal status or hangs up by outward interference, a WDT reset recover the system. It provides a system monitor, which improves the reliability of the system. Therefore, WDT is especially useful for system that is susceptible to noise, power glitches, or electrostatic discharge. The WDT also can be configured as a general purpose timer, of which the periodic interrupt serves as an event timer or a durational system supervisor in a monitoring system, which is able to operate during Idle or Power-down mode. WDTEN[3:0] (CONFIG4[7:4]) initialize the WDT to operate as a time-out reset timer or a general purpose timer.

The WDT is implemented with a set of divider that divides the low-speed internal oscillator clock nominal 10kHz. The divider output is selectable and determines the time-out interval. When the time-out interval is fulfilled, it will wake the system up from Idle or Power-down mode and an interrupt event will occur if WDT interrupt is enabled. If WDT is initialized as a time-out reset timer, a system reset will occur after a period of delay if without any software action.

The Watchdog time-out interval is determined by the formula F_{LIRC} × clock divider scalar 1 , where

LIRC FLIRC is the frequency of internal 10 kHz oscillator. The following table shows an example of the Watchdog time-out interval with different pre-scales.

Table 6.7-1 Watchdog Timer-out Interval Under Different Pre-scalars

Since the limitation of the maxima vaule of WDT timer delay. To up MS51 from idle mode or power down mode suggest use WKT function see Chapter [6.8 Self Wake-Up Timer \(WKT\).](#page-27-0)

6.8 Self Wake-Up Timer (WKT)

The MS51 has a dedicated Self Wake-up Timer (WKT), which serves for a periodic wake-up timer in low power mode or for general purpose timer. WKT remains counting in Idle or Power-down mode. When WKT is being used as a wake-up timer, a start of WKT can occur just prior to entering a power management mode. WKT has one clock source, internal 10 kHz. Note that the system clock frequency must be twice over WKT clock. If WKT starts counting, the selected clock source will remain active once the device enters Idle or Power-down mode. Note that the selected clock source of WKT will not automatically enabled along with WKT configuration. User should manually enable the selected clock source and waiting for stability to ensure a proper operation.

The WKT is implemented simply as a 8-bit auto-reload, up-counting timer with pre-scale 1/1 to 1/2048 selected by WKPS[2:0] (WKCON[2:0]). User fills the reload value into RWK register to determine its overflow rate. The WKTR (WKCON.3) can be set to start counting. When the counter rolls over FFH, WKTF (WKCON.4) is set as 1 and a reload is generated and causes the contents of the RWK register to be reloaded into the internal 8-bit counter. If EWKT (EIE1.2) is set as 1, WKT interrupt service routine will be served.

Figure 6.8-1 Self Wake-Up Timer Block Diagram

6.9 Pulse Width Modulated (PWM)

The PWM (Pulse Width Modulation) signal is a useful control solution in wide application field. It can used on motor driving, fan control, backlight brightness tuning, LED light dimming, or simulating as a simple digital to analog converter output through a low pass filter circuit.

The MS51 PWM is especially designed for motor control by providing three pairs, maximum 16-bit resolution of PWM output with programmable period and duty. The architecture makes user easy to drive the one-phase or three-phase brushless DC motor (BLDC), or three-phase AC induction motor. Each of six PWM can be configured as one of independent mode, complementary mode, or synchronous mode. If the complementary mode is used, a programmable dead-time insertion is available to protect MOS turn-on simultaneously. The PWM waveform can be edge-aligned or center-aligned with variable interrupt points.

6.10 Serial Port (UART0 & UART1)

The MS51 includes two enhanced full duplex serial ports enhanced with automatic address recognition and framing error detection. As control bits of these two serial ports are implemented the same. Generally speaking, in the following contents, there will not be any reference to serial port 1, but only to serial port 0.

Each serial port supports one synchronous communication mode, Mode 0, and three modes of full duplex UART (Universal Asynchronous Receiver and Transmitter), Mode 1, 2, and 3. This means it can transmit and receive simultaneously. The serial port is also receiving-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. The receiving and transmitting registers are both accessed at SBUF. Writing to SBUF loads the transmitting register, and reading SBUF accesses a physically separate receiving register. There are four operation modes in serial port. In all four modes, transmission initiates by any instruction that uses SBUF as a destination register.

6.11 Inter-Integrated Circuit (I²C)

The MS51 provides two Inter-Integrated Circuit (l^2C) bus to serves as an serial interface between the microcontrollers and the I²C devices such as EEPROM, LCD module, temperature sensor, and so on. The I²C bus used two wires design (a serial data line I2C0_SDA and a serial clock line I2C0_SCL) to transfer information between devices.

The I²C bus uses bi-directional data transfer between masters and slaves. There is no central master and the multi-master system is allowed by arbitration between simultaneously transmitting masters. The serial clock synchronization allows devices with different bit rates to communicate via one serial bus. The I²C bus supports four transfer modes including master transmitter, master receiver, slave receiver, and slave transmitter. The I²C interface only supports 7-bit addressing mode. A special mode General Call is also available. The I^2C can meet both standard (up to 100kbps) and fast (up to 400k bps) speeds.

For a bi-directional transfer operation, the I2C0_SDA and I2C0_SCL pins should be open-drain pads. This implements a wired-AND function, which is essential to the operation of the interface. A low level on a I^2C bus line is generated when one or more I^2C devices output a "0". A high level is generated when all I²C devices output "1", allowing the pull-up resistors to pull the line high. In MS51, user should set output latches of I2C0_SCL and I2C0_SDA. As logic 1 before enabling the I²C function by setting I2CEN.

Figure 6.11-1 I²C Bus Interconnection

The I^2C is considered free when both lines are high. Meanwhile, any device, which can operate as a master can occupy the bus and generate one transfer after generating a START condition. The bus now is considered busy before the transfer ends by sending a STOP condition. The master generates all of the serial clock pulses and the START and STOP condition. However if there is no START condition on the bus, all devices serve as not addressed slave. The hardware looks for its own slave address or a General Call address. (The General Call address detection may be enabled or disabled by GC (I2CnADDRx.0).) If the matched address is received, an interrupt is requested.

Every transaction on the I^2C bus is 9 bits long, consisting of 8 data bits (MSB first) and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition) is unrestricted but each byte has to be followed by an acknowledge bit. The master device generates 8 clock pulse to send the 8-bit data. After the 8th falling edge of the I2C0 SCL line, the device outputting data on the I2C0 SDA changes that pin to an input and reads in an acknowledge value on the 9th clock pulse. After 9th clock pulse, the data receiving device can hold I2C0 SCL line stretched low if next receiving is not prepared ready. It forces the next byte transaction suspended. The data transaction continues when the receiver releases the I2C0_SCL line.

6.12 Serial Peripheral Interface (SPI)

The MS51 provides two Serial Peripheral Interface (SPI) block to support high-speed serial communication. SPI is a full-duplex, high-speed, synchronous communication bus between microcontrollers or other peripheral devices such as serial EEPROM, LCD driver, or D/A converter. It provides either Master or Slave mode, high-speed rate up to F_{SYS}/4, transfer complete and write collision flag. For a multi-master system, SPI supports Master Mode Fault to protect a multi-master conflict.

Figure 6.12-1 SPI Block Diagram

6.13 12-Bit Analog-To-Digital Converter (ADC)

The MS51 is embedded with a 12-bit SAR ADC. The ADC (analog-to-digital converter) allows conversion of an analog input signal to a 12-bit binary representation of that signal. The MS51 is selected as 8-channel inputs in single end mode. The internal band-gap voltage also can be the internal ADC input. The analog input, multiplexed into one sample and hold circuit, charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation and stores the result in the result registers. The ADC controller also supports DMA (direct memory access) function for ADC continuous conversion and storage result data into XRAM no need special enable PDMA module.

Figure 6.13-112-bit ADC Block Diagram

7 APPLICATION CIRCUIT

7.1 Power Supply Scheme

Figure 7.1-1 Numara® MS51 Power Supply Circuit

7.2 Peripheral Application Scheme

Figure 7.2-1 NuMicro® MS51 Peripheral Interface Circuit

8 ELECTRICAL CHARACTERISTICS

8.1 General Operating Conditions

(V_{DD}-V_{SS} = 2.4 \sim 5.5V, T_A = 25°C, Fsys = 16 MHz unless otherwise specified.)

Note:

1.It is recommended to power V_{DD} and AV_{DD} from the same source. A maximum difference of 0.3V between V_{DD} and $\mathsf{AV_{DD}}$ can be tolerated during power-on and power-off operation .

2. Based on characterization, tested in production.

Table 8.1-1 General operating conditions

8.2 DC Electrical Characteristics

8.2.1 Supply Current Characteristics

The current consumption is a combination of internal and external parameters and factors such as operating frequencies, device software configuration, I/O pin loading, I/O pin switching rate, program location in memory and so on. The current consumption is measured as described in below condition and table to inform test characterization result.

- All GPIO pins are in push pull mode and output high.
- The maximum values are obtained for $V_{DD} = 2.4V \sim 5.5 V$ and maximum ambient temperature (T_A), and the typical values for $T_{A}= 25 \degree C$ and $V_{DD} = 3.3 \text{ V}$ unless otherwise specified.
- $V_{DD} = AV_{DD}$
- When the peripherals clock base is the system clock Fsys.

3. LVR17 enabled, POR enable and BOD enable.

4. Based on characterization, not tested in production unless otherwise specified.

3. LVR17 enabled, POR enable and BOD enable.

4. Based on characterization, not tested in production unless otherwise specified.

Notes:

1. $AV_{DD} = V_{DD} = 3.3V$ unless otherwise specified, LVR17 disabled, POR disabled and BOD disabled.

2. Based on characterization, not tested in production unless otherwise specified.

3. Based on characterization, tested in production.

Table 8.2-3 Chip Current Consumption In Power Down Mode

8.2.2 Wakeup Time from Low-Power Modes

Table 8.2-4 Low-Power Mode Wakeup Timings

8.2.3 I/O DC Characteristics

PIN Input Characteristics

Notes:

1. Guaranteed by characterization result, not tested in production.

2. Leakage could be higher than the maximum value, if abnormal injection happens.
3. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up resistors must be

To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up resistors must be disabled. Leakage could be higher than the maximum value, if positive current is injected on adjacent pins

Table 8.2-5 I/O Input Characteristics

 I/O Output Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{SR}^{[1][2]}$	Source current for quasi- bidirectional mode and high level	-7.4	\blacksquare	-7.5	μA	$V_{DD} = 5.5 V$ $V_{IN} = (V_{DD} - 0.4) V$
		-7.3	$\overline{}$	-7.5	μA	$V_{DD} = 3.3 V$ $V_{IN} = (V_{DD} - 0.4) V$
		-7.3	$\overline{}$	-7.5	μA	$V_{DD} = 2.4 V$ $V_{IN} = (V_{DD} - 0.4) V$
		-57.2	$\overline{}$	-58.3	μA	$V_{DD} = 5.5 V$ $V_{IN} = 2.4 V$
	Source current for push-pull mode and high level	-9	\blacksquare	-9.6	mA	$V_{DD} = 5.5 V$ $V_{IN} = (V_{DD} - 0.4) V$
		-6	$\overline{}$	-6.6	mA	$V_{DD} = 3.3 V$ $V_{IN} = (V_{DD} - 0.4) V$
		-4.2	٠	-4.9	mA	$V_{DD} = 2.7 V$ $V_{IN} = (V_{DD} - 0.4) V$
		-18	÷,	-20	mA	$V_{DD} = 5.5 V$ $V_{IN} = 2.4 V$
$I_{SK}^{[1][2]}$	Sink current for push-pull mode and low level	18	$\overline{}$	20	mA	$V_{DD} = 5.5 V$ $V_{IN} = 0.4 V$
		16	\blacksquare	18	mA	$V_{DD} = 3.3 V$ $V_{IN} = 0.4 V$
		9.7	$\overline{}$	11	mA	$V_{DD} = 2.4 V$ $V_{IN} = 0.4 V$
$C10$ ^[1]	I/O pin capacitance	÷.	5	$\overline{}$	pF	
Notae [.]						

Notes:

1. Guaranteed by characterization result, not tested in production.

2. The I_{SR} and I_{SK} must always respect the abslute maximum current and the sum of I/O, CPU and peripheral must not exceed $ΣI_{DD}$ and $ΣI_{SS}$.

nRESET Input Characteristics

2. It is recommended to add a 10 kΩ and 10uF capacitor at nRESET pin to keep reset signal stable.

Table 8.2-7 nRESET Input Characteristics

8.3 AC Electrical Characteristics

8.3.1 Internal High Speed 16MHz RC Oscillator (HIRC)

 Internal High Speed 16MHz RC Oscillator

The 16 MHz RC oscillator is calibrated in production.

Notes:

1. Default setting value for the product

2. Based on reload value.

3. Based on characterization, tested in production.

4. Guaranteed by characterization result, not tested in production.

5. Guaranteed by design.

Table 8.3-1 16 MHz Internal High Speed RC Oscillator(HIRC) Characteristics

Internal High Speed 24MHz RC Oscillator

The 24 MHz RC oscillator is calibrated in production.

1. Default setting value for the product

2. Based on reload value.

3. Based on characterization, tested in production.

4. Guaranteed by characterization result, not tested in production.

5. Guaranteed by design.

Table 8.3-2 24 MHz Internal High Speed RC Oscillator(HIRC) characteristics

8.3.2 External 4~24 MHz High Speed Clock Input Signal Characteristics

For clock input mode the ECLK mode is enabled, OSCIN is the external clock input pin to receive external clock. The external clock signal has to respect the below Table. The characteristics result from tests performed using a wavefrom generator.

Table 8.3-3 External 4~24 MHz High Speed Clock Input Signal

8.3.3 Internal 10 kHz Low Speed RC Oscillator (LIRC)

3. Guaranteed by design.

Table 8.3-4 10 kHz Internal Low Speed RC Oscillator(LIRC) Characteristics

8.3.4 I/O AC Characteristics

Notes:

1. Guaranteed by characterization result, not tested in production.

2. C_L is a external capacitive load to simulate PCB and device loading.

3. The maximum frequency is defined by
$$
f_{max} = \frac{2}{3 \times (t_f + t_r)}
$$
.

4. PxSR.n bit value = 0, Normal output slew rate

5. PxSR.n bit value = 1, high speed output slew rate

Table 8.3-5 I/O AC Characteristics

8.4 Analog Characteristics

8.4.1 Reset and Power Control Block Characteristics

The parameters in below table are derived from tests performed under ambient temperature.

1. Guaranteed by characterization, not tested in production.

2. Design for specified applcaiton.

Table 8.4-2 Minimum Brown-Out Detect Pulse Width

8.4.2 12-bit SAR ADC

1. Guaranteed by characterization result, not tested in production.

2. ADC Convertion time $T_{\text{ADCCOV}} = \text{ADC}$ Sampling Time $(T_{\text{SMP}}) + \text{ADC}$ Encoding Time (T_{ADCEC}) .

3. ADC Sampling Time T_{SNP} =.
$$
\frac{4 \times \text{ADCAQT} + 6}{F_{\text{ADCSMP}}} \quad (F_{\text{ADCSMP}} \text{ base on ADCDIV (ADCCON1[5:4])}
$$

If F_{sys} = 16MHz, ADC Sampling Time Minimum condition —<u>— 1</u>6MHz $\frac{6}{1}$ (ADCAQT = 0, ADCDIV = 0), ADC Sampling Time Maximum condition $\frac{1.7}{16M+z}$ /8 $\frac{4*7+6}{3!}$ (ADCAQT = 7, ADCDIV = 8)

If $F_{\text{SYS}} = 24\text{MHz}$, ADC Sampling Time Minimum condition $\frac{1}{24\text{MHz}}$ $\frac{4*1+6}{6}$ (ADCAQT = 1, ADCDIV = 0), Since the minimum sampling time must over 370ns that means when $F_{ADCAQT} = 24MHz$, ADCAQT must be set as 1 by software at least.

Note: The INL is the peak difference between the transition point of the steps of the calibrated transfer curve and the ideal transfer curve. A calibrated transfer curve means it has calibrated the offset and gain error from the actual transfer curve.

8.5 Flash DC Electrical Characteristics

The devices are shipped to customers with the Flash memory erased.

2. Number of program/erase cycles.

3. Guaranteed by design.

Table 8.5-1 Flash Memory Characteristics

8.6 Absolute Maximum Ratings

Voltage Stesses above the absolute maximum ratings may cause permanent damage to the device. The limiting values are stress ratings only and cannot be used to functional operation of the device. Exposure to the absolute maximum ratings may affect device reliability and proper operation is not guaranteed.

8.6.1 Voltage Characteristics

1. All main power (V_{DD} , AV_{DD}) and ground (V_{SS} , AV_{SS}) pins must be connected to the external power supply.

Table 8.6-1 Voltage Characteristics

8.6.2 Current Characteristics

Note:

1. Maximum allowable current is a function of device maximum power dissipation.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins.

3. A positive injection is caused by V_{IN}>A_{VDD} and a negative injection is caused by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. It is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin.

Table 8.6-2 Current Characteristics

8.6.3 Thermal Characteristics

The average junction temperature can be calculated by using the following equation:

 $T_J = T_A + (P_D \times \theta_{JA})$

- \bullet TA = ambient temperature ($°C$)
- θ_{JA} = thermal resistance junction-ambient (°C/Watt)
- P_D = sum of internal and I/O power dissipation

Table 8.6-3 Thermal Characteristics

8.6.4 EMC Characteristics

Electrostatic discharge (ESD)

For the Nuvoton MCU products, there are ESD protection circuits which built into chips to avoid any damage that can be caused by typical levels of ESD.

Static latchup

Two complementary static tests are required on six parts to assess the latchup

performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

Electrical fast transients (EFT)

In some application circuit compoment will produce fast and narrow high-frequency trasnients bursts of narrow high-frequency transients on the power distribution system..

- Inductive loads:
	- Relays, switch contactors
	- Heavy-duty motors when de-energized etc.

The fast transient immunity requirements for electronic products are defined in IEC 61000-4-4 by International ElectrotechnicalCommission (IEC).

Notes:

1. Determined according to ANSI/ESDA/JEDEC JS-001 Standard, Electrostatic Discharge Sensitivity Testing – Human Body Model (HBM) – Component Level

2. Determined according to ANSI/ESDA/JEDEC JS-002 standard for Electrostatic Discharge Sensitivity (ESD) Testing – Charged Device Model (CDM) – Component Level.

- 3. Determined according to JEDEC EIA/JESD78 standard.
- 4. Determinded according to IEC 61000-4-4 Electrical fast transient/burst immunity test.

5. The performace cretia class is 4A.

Table 8.6-4 EMC Characteristics

8.6.5 Package Moisture Sensitivity(MSL)

The MSL rating of an IC determines its floor life before the board mounting once its dry bag has been

opened. All Nuvoton surface mount chips have a moisture level classification. The information is also displayed on the bag packing.

Table 8.6-5 Package Moisture Sensitivity(MSL)

8.6.6 Soldering Profile

Figure 8.6-1 Soldering profile from J-STD-020C

Porfile Feature	Pb Free Package			
Average ramp-up rate (217°C to peak)	3° C/sec. max			
Preheat temperature 150°C ~200°C	60 sec. to 120 sec.			
Temperature maintained above 217°C	60 sec. to 150 sec.			
Time with 5°C of actual peak temperature	>30 sec.			
Peak temperature range	260° C			
Ramp-down rate	6° C/sec ax.			
Time 25°C to peak temperature	8 min. max			
Note: 1. Determined according to J-STD-020C				

Table 8.6-6 Soldering Profile

9 PACKAGE DIMENSIONS

9.1 TSSOP 14-pin (4.4 x 5.5 x 1.2 mm)

Figure 9.1-1 TSSOP-14 Package Dimension

9.2 MSOP 10-pin (3.0 x 3.0 x 1.1 mm)

Figure 9.2-1 MSOP -10 Package Dimension

10 ABBREVIATIONS

10.1 Abbreviations

Table 10.1-1 List of Abbreviations

11 REVISION HISTORY

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.