19-2646; Rev 2; 12/06

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

General Description

The MAX4747–MAX4750 low-voltage, quad single-pole single-throw (SPST)/dual single-pole/double-throw (SPDT) analog switches operate from a single +2V to +11V supply and handle rail-to-rail analog signals. These switches exhibit low leakage current (0.1nA) and consume less than 0.5nW (typ) of quiescent power, making them ideal for battery-powered applications.

When powered from a +3V supply, these switches feature 50Ω (max) on-resistance (R_{ON}), with 3.5Ω (max) matching between channels and 9Ω (max) flatness over the specified signal range.

The MAX4747 has four normally open (NO) switches, the MAX4748 has four normally closed (NC) switches, and the MAX4749 has two NO and two NC switches. The MAX4750 has two SPDT switches. These switches are available in 14-pin TSSOP, 16-pin thin QFN (4mm x 4mm), and 16-bump chip-scale packages (UCSP™). This tiny chip-scale package occupies a 2mm × 2mm area and significantly reduces the required PC board area.

Applications

Battery-Powered Systems
Audio/Video-Signal Routing
Low-Voltage Data-Acquisition Systems
Cell Phones
Communications Circuits
Glucose Meters
PDAs

Features

- **2mm × 2mm UCSP**
- **Guaranteed On-Resistance (R_{ON})**
  25Ω (max) at +5V
  50Ω (max) at +3V
- **On-Resistance Matching**
  3Ω (max) at +5V
  3.5Ω (max) at +3V
- **Guaranteed < 0.1nA Leakage Current at T_A = +25°C**
- **Single-Supply Operation from +2.0V to +11V**
- **TTL/CMOS-Logic Compatible**
- **-84dB Crosstalk (1MHz)**
- **-72dB Off-Isolation (1MHz)**
- **Low Power Consumption: 0.5nW (typ)**
- **Rail-to-Rail Signal Handling**

Ordering Information

PART	TEMP RANGE	PIN-/BUMP-PACKAGE	TOP MARK
MAX4747EUD	-40°C to +85°C	14 TSSOP	—
MAX4747ETE	-40°C to +85°C	16 Thin QFN-EP*	—
MAX4747EBE-T	-40°C to +85°C	16 UCSP-16	4747

**EP = Exposed paddle.*

Ordering Information continued at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

Pin Configurations/Truth Tables

TOP VIEW



THIN QFN



TSSOP

INPUT	SWITCH STATE
LOW	OFF
HIGH	ON

TOP VIEW
(BUMPS SIDE DOWN)



UCSP

Pin Configurations/Truth Tables continued at end of data sheet.

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)
V+ .....-0.3V to +12V
IN_, COM_, NO_, NC_ (Note 1).....-0.3V to (V+ + 0.3V)
Continuous Current (any pin) .....±10mA
Peak Current (any pin, pulsed at 1ms, 10% duty cycle)...±20mA
Continuous Power Dissipation (T_A = +70°C)
14-Pin TSSOP (derate 6.3mW/°C above +70°C) 500mW
16-Pin Thin QFN (derate 16.9mW/°C above +70°C).....1349mW
16-Bump UCSP (derate 8.3mW/°C above +70°C) 659mW
Operating Temperature Range.....-40°C to +85°C
Storage Temperature Range .....-65°C to +150°C
Maximum Junction Temperature .....+150°C
Bump Temperature (soldering)
Infrared (15s) .....+220°C
Vapor Phase (60s) .....+215°C
Lead Temperature (soldering, 10s) .....+300°C

Note 1: Signals on IN_, NO_, NC_, or COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +3V ±10%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +3V, T_A = +25°C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	$V_{COM\_}$, $V_{NO\_}$, $V_{NC\_}$			0		V+	V
On-Resistance	R_{ON}	V+ = +2.7V, $I_{COM\_}$ = 5mA, $V_{NO\_}$ or $V_{NC\_}$ = +1.5V	+25°C		17	50	Ω
			T_{MIN} to T_{MAX}			60	
On-Resistance Matching Between Channels (Notes 5, 6)	ΔR_{ON}	V+ = +2.7V, $I_{COM\_}$ = 5mA, $V_{NO\_}$ or $V_{NC\_}$ = +1.5V	+25°C		0.2	3.5	Ω
			T_{MIN} to T_{MAX}			4.5	
On-Resistance Flatness (Note 7)	$R_{FLAT(ON)}$	V+ = +2.7V, $I_{COM\_}$ = 5mA, $V_{NO\_}$ or $V_{NC\_}$ = +1V, +1.5V, +2V	+25°C		2.7	9	Ω
			T_{MIN} to T_{MAX}			11	
NO_ or NC_ Off-Leakage Current (Note 8)	$I_{NO\_(OFF)}$, $I_{NC\_(OFF)}$	V+ = +3.6V, $V_{COM\_}$ = +0.3V, +3V, $V_{NO\_}$ or $V_{NC\_}$ = +3V, +0.3V	+25°C	-0.1		+0.1	nA
			T_{MIN} to T_{MAX}	-2		+2	
COM_ Off-Leakage Current (Note 8)	$I_{COM\_(OFF)}$	V+ = +3.6V, $V_{COM\_}$ = +0.3V, +3V, $V_{NO\_}$ or $V_{NC\_}$ = +3V, +0.3V	+25°C	-0.1		+0.1	nA
			T_{MIN} to T_{MAX}	-2		+2	
COM_ On-Leakage Current (Note 8)	$I_{COM\_(ON)}$	V+ = +3.6V, $V_{COM\_}$ = +0.3V, +3.0V, $V_{NO\_}$ or $V_{NC\_}$ = +0.3V, +3V, or floating	+25°C	-0.2		+0.2	nA
			T_{MIN} to T_{MAX}	-4		+4	

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +3V ±10%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +3V, T_A = +25°C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
DYNAMIC							
Turn-On Time	t_{ON}	$V_{NO\_}$ or $V_{NC\_}$ = +1.5V, R_L = 300Ω, C_L = 35pF, Figure 2	+25°C		57	150	ns
			T_{MIN} to T_{MAX}			170	
Turn-Off Time	t_{OFF}	$V_{NO\_}$ or $V_{NC\_}$ = +1.5V, R_L = 300Ω, C_L = 35pF, Figure 2	+25°C		24	60	ns
			T_{MIN} to T_{MAX}			70	
Break-Before-Make (MAX4749/MAX4750 Only) (Note 8)	t_{BBM}	$V_{NO\_}$ or $V_{NC\_}$ = +1.5V, R_L = 300Ω, C_L = 35pF, Figure 3	+25°C		33		ns
			T_{MIN} to T_{MAX}	1			
Charge Injection	Q	V_{GEN} = 0V, R_{GEN} = 0, C_L = 1.0nF, Figure 4	+25°C		7		pC
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		250		MHz
Off-Isolation (Note 9)	V_{ISO}	f = 1MHz, $V_{NO\_}$ = $1V_{RMS}$, R_L = 50Ω, C_L = 5pF, Figure 5	+25°C		-72		dB
Crosstalk (Note 10)	V_{CT}	f = 1MHz, $V_{NO\_}$ = $1V_{RMS}$, R_L = 50Ω, C_L = 5pF, Figure 6	+25°C		84		dB
NO_ or NC_ Off-Capacitance	C_{OFF}	f = 1MHz, Figure 7	+25°C		20		pF
COM_ Off-Capacitance	$C_{COM\_(OFF)}$	f = 1MHz, Figure 7	+25°C		20		pF
COM_ On-Capacitance	$C_{COM\_(ON)}$	f = 1MHz, Figure 7	+25°C		40		pF
LOGIC INPUT							
Input Logic High	V_{IH}			1.4			V
Input Logic Low	V_{IL}					0.8	V
Input Leakage Current	I_{IN}	$V_{IN\_}$ = 0V or V+		-1	+0.005	+1	µA
POWER SUPPLY							
Power-Supply Range	V+			2		11	V
Positive Supply Current	I+	V+ = +5.5V, $V_{IN\_}$ = 0V or V+, all switches on or off			0.0001	1	µA

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +5V ±10%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +5V, T_A = +25°C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	$V_{COM\_}$, $V_{NO\_}$, $V_{NC\_}$			0		V+	V
On-Resistance	R_{ON}	V+ = +4.5V, $I_{COM\_}$ = 5mA, $V_{NO\_}$ or $V_{NC\_}$ = +3.0V	+25°C		8.2	25	Ω
			T_{MIN} to T_{MAX}			30	
On-Resistance Matching Between Channels (Notes 5, 6)	ΔR_{ON}	V+ = +4.5V, $I_{COM\_}$ = 5mA, $V_{NO\_}$ or $V_{NC\_}$ = +3.0V	+25°C		0.1	3	Ω
			T_{MIN} to T_{MAX}			4	
On-Resistance Flatness (Notes 7)	$R_{FLAT(ON)}$	V+ = +4.5V, $I_{COM\_}$ = 5mA, $V_{NO\_}$ or $V_{NC\_}$ = +1V, +2V, +3V	+25°C		2.2	5	Ω
			T_{MIN} to T_{MAX}			7	
NO_ or NC_ Off-Leakage Current (Note 8)	$I_{NO\_(OFF)}$, $I_{NC\_(OFF)}$	V+ = +5.5V, $V_{COM\_}$ = +1V, +4.5V, $V_{NO\_}$ or $V_{NC\_}$ = +4.5V, +1V	+25°C	-0.1		+0.1	nA
			T_{MIN} to T_{MAX}	-2		+2	
COM_ Off-Leakage Current (Note 8)	$I_{COM\_(OFF)}$	V+ = +5.5V, $V_{COM\_}$ = +1V, +4.5V, $V_{NO\_}$ or $V_{NC\_}$ = +4.5V, +1V	+25°C	-0.1		+0.1	nA
			T_{MIN} to T_{MAX}	-2		+2	
COM_ On-Leakage Current (Note 8)	$I_{COM\_(ON)}$	V+ = +5.5V, $V_{COM\_}$ = +1V, +4.5V, $V_{NO\_}$ or $V_{NC\_}$ = +1V, +4.5V, or floating	+25°C	-0.2		+0.2	nA
			T_{MIN} to T_{MAX}	-4		+4	
DYNAMIC							
Turn-On Time	t_{ON}	$V_{NO\_}$ or $V_{NC\_}$ = +3.0V, R_L = 300Ω, C_L = 35pF, Figure 2	+25°C		36	85	ns
			T_{MIN} to T_{MAX}			95	
Turn-Off Time	t_{OFF}	$V_{NO\_}$ or $V_{NC\_}$ = +3.0V, R_L = 300Ω, C_L = 35pF, Figure 2	+25°C		19	45	ns
			T_{MIN} to T_{MAX}			55	
Break-Before-Make (MAX4749/MAX4750 Only) (Note 8)	t_{BBM}	$V_{NO\_}$ or $V_{NC\_}$ = +3.0V, R_L = 300Ω, C_L = 35pF, Figure 3	+25°C		14		ns
			T_{MIN} to T_{MAX}	1			
Charge Injection	Q	V_{GEN} = 0V, R_{GEN} = 0, C_L = 1.0nF, Figure 4	+25°C		9		pC
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		250		MHz
Off-Isolation (Note 9)	V_{ISO}	f = 1MHz, $V_{NO\_}$ = $1V_{RMS}$, R_L = 50Ω, C_L = 5pF, Figure 5	+25°C		-72		dB

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +5V ±10%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V+ = +5V, T_A = +25°C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	T_A	MIN	TYP	MAX	UNITS
Crosstalk (Note 10)	V_{CT}	f = 1MHz, $V_{NO\_}$ = 1V_{RMS}, R_L = 50Ω, C_L = 5pF, Figure 6	+25°C		-84		dB
NO_ or NC_ Off-Capacitance	C_{OFF}	f = 1MHz, Figure 7	+25°C		20		pF
COM_ Off-Capacitance	$C_{COM\_(OFF)}$	f = 1MHz, Figure 7	+25°C		20		pF
COM_ On-Capacitance	$C_{COM\_(ON)}$	f = 1MHz, Figure 7	+25°C		40		pF
LOGIC INPUT							
Input Logic High	V_{IH}			2			V
Input Logic Low	V_{IL}					0.8	V
Input Leakage Current	I_{IN}	$V_{IN\_}$ = 0V or V+		-1	+0.005	+1	µA
POWER SUPPLY							
Power-Supply Range	V+			2		11	V
Positive Supply Current	I+	V+ = +5.5V, $V_{IN\_}$ = 0V or V+, all switches on or off			0.0001	1	µA

Note 3: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 4: UCSP parts are 100% tested at +25°C only, and are guaranteed by design over temperature. TSSOP and Thin QFN parts are 100% tested at +85°C and guaranteed by design over temperature.

Note 5: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.

Note 6: UCSP and Thin QFN on-resistance matching between channels is guaranteed by design.

Note 7: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

Note 8: Guaranteed by design.

Note 9: Off-isolation = 20 $\log_{10}$ ($V_{NO\_}/V_{COM\_}$), $V_{NO\_}$ = output, $V_{COM\_}$ = input to off switch.

Note 10: Between any two switches.

Typical Operating Characteristics

(T_A = +25°C, unless otherwise noted.)

ON-RESISTANCE vs. V_{COM}



ON-RESISTANCE vs. V_{COM}



ON-RESISTANCE vs. V_{COM}



50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)

ON-RESISTANCE vs. V_{COM}



SUPPLY CURRENT vs. TEMPERATURE



LEAKAGE vs. TEMPERATURE



IN LOGIC THRESHOLD vs. SUPPLY VOLTAGE



FREQUENCY RESPONSE



CHARGE INJECTION vs. V_{COM}



TURN-ON/OFF TIME vs. TEMPERATURE



TURN-ON/OFF TIME vs. SUPPLY VOLTAGE



TOTAL HARMONIC DISTORTION vs. FREQUENCY



Pin Description—TSSOP

PIN				NAME	FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750		
1, 3, 8, 11	—	—	—	NO1–NO4	Analog-Switch Normally Open Terminals
—	1, 3, 8, 11	—	—	NC1–NC4	Analog-Switch Normally Closed Terminals
—	—	1, 8	—	NO1, NO3	Analog-Switch Normally Open Terminals
—	—	—	1, 8	NO1, NO2	Analog-Switch Normally Open Terminals
—	—	—	4, 11	NC1, NC2	Analog-Switch Normally Closed Terminals
—	—	3, 11	—	NC2, NC4	Analog-Switch Normally Closed Terminals
2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	—	COM1–COM4	Analog-Switch Common Terminal
—	—	—	2, 9	COM1, COM2	Analog-Switch Common Terminal
13, 5, 6, 12	13, 5, 6, 12	13, 5, 6, 12	—	IN1–IN4	Logic-Control Digital Input
—	—	—	13, 6	IN1, IN2	Logic-Control Digital Input
7	7	7	7	GND	Ground. Connect to digital ground.
14	14	14	14	V+	Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
—	—	—	3, 5, 10, 12	N.C.	No Connection. Not internally connected.

Pin Description—UCSP

PIN				NAME	FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750		
B1, A2, C4, D2	—	—	—	NO1–NO4	Analog-Switch Normally Open Terminals
—	B1, A2, C4, D2	—	—	NC1–NC4	Analog-Switch Normally Closed Terminals
—	—	B1, C4	—	NO1, NO3	Analog-Switch Normally Open Terminals
—	—	—	B1, C4	NO1, NO2	Analog-Switch Normally Open Terminals
—	—	—	A3, D2	NC1, NC2	Analog-Switch Normally Closed Terminals
—	—	A2, D2	—	NC2, NC4	Analog-Switch Normally Closed Terminals
A1, A3, D4, D3	A1, A3, D4, D3	A1, A3, D4, D3	—	COM1–COM4	Analog-Switch Common Terminal
—	—	—	A1, D4	COM1, COM2	Analog-Switch Common Terminal
C1, A4, B4, D1	C1, A4, B4, D1	C1, A4, B4, D1	—	IN1–IN4	Logic-Control Digital Input
—	—	—	C1, B4	IN1, IN2	Logic-Control Digital Input
C3	C3	C3	C3	GND	Ground. Connect to digital ground.
B2	B2	B2	B2	V+	Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
—	—	—	A2, A4, D1, D3	N.C.	No Connection. Not internally connected.

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Pin Description—Thin QFN

PIN				NAME	FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750		
1, 3	1, 3	1, 3	4, 12	COM1, COM2	Analog-Switch Common Terminals
2	—	—	3	NO2	Analog-Switch Normally Open Terminal
4, 13	4, 13	4, 13	2, 10	IN2, IN1	Logic-Control Digital Inputs
5, 12	5, 12	5, 12	—	IN3, IN4	Logic-Control Digital Inputs
6	6	6	6	GND	Ground. Connect to digital ground.
7	—	7	—	NO3	Analog-Switch Normally Open Terminal
8, 14	8, 14	8, 14	1, 5, 8, 9, 13, 14	N.C.	No Connection. Not internally connected.
9, 10	9, 10	9, 10	—	COM3, COM4	Analog-Switch Common Terminals
11	—	—	—	NO4	Analog-Switch Normally Open Terminal
15	15	15	15	V+	Positive Supply-Voltage Input
16	—	16	11	NO1	Analog-Switch Normally Open Terminal
—	2	2	7	NC2	Analog-Switch Normally Closed Terminal
—	7	—	—	NC3	Analog-Switch Normally Closed Terminal
—	11	11	—	NC4	Analog-Switch Normally Closed Terminal
—	16	—	16	NC1	Analog-Switch Normally Closed Terminal
EP	EP	EP	EP	EP	Exposed Paddle. Connect exposed paddle to V+.

Applications Information

Operating Considerations for High-Voltage Supply

The MAX4747–MAX4750 operate to +11V with some precautions. The absolute maximum rating for V+ is +12V (referenced to GND). When operating near this region, bypass V+ with a minimum 0.1µF capacitor to ground as close to the IC as possible.

Logic Levels

The MAX4747–MAX4750 are TTL compatible when powered from a single +3V supply. When powered from other supply voltages, the logic inputs should be driven rail-to-rail. For example, with a +11V supply, IN_ should be driven low to 0V and high to 11V. With a +3.3V supply, IN_ should be driven low to 0V and high to 3.3V. Driving IN_ rail-to-rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (GND to V+) pass with very little change in R_{ON} (see the *Typical Operating Characteristics*). The bidirectional switches allow NO_, NC_, and COM_ connections to be used as either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

CAUTION: Do not exceed the absolute maximum ratings. Stresses beyond the listed ratings can cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to < 20mA, add small-signal diode D1 as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +11V.

Test Circuits/Timing Diagrams



Figure 1. Overvoltage Protection Using External Blocking Diodes

Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. The most significant shift occurs when using low supply voltages (+5V or less). With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN_ and IN_ all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

Protection diodes D1 and D2 also protect against some overvoltage situations. Using the circuit in Figure 1, no damage results if the supply voltage is below the absolute maximum rating (+12V) and if a fault voltage up to the absolute maximum rating (V+ + 0.3V) is applied to an analog signal terminal.

UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PC board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note: UCSP—A Wafer-Level Chip-Scale Package on Maxim's web site at www.maxim-ic.com/ucsp.

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams (continued)



Figure 2. Switching Time



Figure 3. Break-Before-Make Interval



Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)



Figure 5. Off-Isolation/On-Channel Bandwidth



Figure 6. Crosstalk



Figure 7. Channel Off-/On-Capacitance

Ordering Information (continued)

PART	TEMP RANGE	PIN-/BUMP-PACKAGE	TOP MARK
MAX4748EUD	-40°C to +85°C	14 TSSOP	—
MAX4748ETE	-40°C to +85°C	16 Thin QFN-EP*	—
MAX4748EBE-T	-40°C to +85°C	16 UCSP-16	4748
MAX4749EUD	-40°C to +85°C	14 TSSOP	—
MAX4749ETE	-40°C to +85°C	16 Thin QFN-EP*	—
MAX4749EBE-T	-40°C to +85°C	16 UCSP-16	4749
MAX4750EUD	-40°C to +85°C	14 TSSOP	—
MAX4750ETE	-40°C to +85°C	16 Thin QFN-EP*	—
MAX4750EBE-T	-40°C to +85°C	16 UCSP-16	4750

**EP = Exposed paddle.*

Chip Information

TRANSISTOR COUNT: 130

PROCESS: CMOS

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Pin Configurations/Truth Tables (continued)

TOP VIEW



THIN QFN



TSSOP

INPUT	SWITCH STATE
LOW	ON
HIGH	OFF

TOP VIEW
(BUMPS SIDE DOWN)



UCSP

TOP VIEW



THIN QFN



TSSOP

INPUT	NO1, NO3	NC2, NC4
LOW	OFF	ON
HIGH	ON	OFF

TOP VIEW
(BUMPS SIDE DOWN)



UCSP

TOP VIEW



THIN QFN



TSSOP

INPUT	NO1, NO2	NC1, NC2
LOW	OFF	ON
HIGH	ON	OFF

TOP VIEW
(BUMPS SIDE DOWN)



UCSP

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

TSSOP4.40mm.EPS





SYMBOL	COMMON DIMENSIONS			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	——	1.10		.043
A_1	0.05	0.15	.002	.006
A_2	0.85	0.95	.033	.037
b	0.19	0.30	.007	.012
b_1	0.19	0.25	.007	.010
c	0.09	0.20	.004	.008
c_1	0.09	0.14	.004	.006
D	SEE VARIATIONS		SEE VARIATIONS	
E	4.30	4.50	.169	.177
e	0.65 BSC		.026 BSC	
H	6.25	6.55	.246	.258
L	0.50	0.70	.020	.028
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°





JEDEC			VARIATIONS			
MO-153	N		MILLIMETERS		INCHES	
			MIN.	MAX.	MIN.	MAX.
AB-1	14	D	4.90	5.10	.193	.201
AB	16	D	4.90	5.10	.193	.201
AC	20	D	6.40	6.60	.252	.260
AD	24	D	7.70	7.90	.303	.311
AE	28	D	9.60	9.80	.378	.386





NOTES:
1. DIMENSIONS D AND E DO NOT INCLUDE FLASH
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm PER SIDE
3. CONTROLLING DIMENSION: MILLIMETER
4. MEETS JEDEC OUTLINE MO-153. SEE JEDEC VARIATIONS TABLE
5. "N" REFERS TO NUMBER OF LEADS
6. THE LEAD TIPS MUST LIE WITHIN A SPECIFIED ZONE. THIS TOLERANCE ZONE IS DEFINED BY TWO PARALLEL PLANES. ONE PLANE IS THE SEATING PLANE, DATUM [-C-]; THE OTHER PLANE IS AT THE SPECIFIED DISTANCE FROM [-C-] IN THE DIRECTION INDICATED

-DRAWING NOT TO SCALE-

DALLAS SEMICONDUCTOR MAXIM

TITLE: PACKAGE OUTLINE, TSSOP 4.40mm BODY

APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0066	G	1/1

50Ω, Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

24L QFN THIN.EPS



COMMON DIMENSIONS																
PKG	12L 4x4			16L 4x4			20L 4x4			24L 4x4			28L 4x4			
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	
A2	0.20 REF			0.20 REF			0.20 REF			0.20 REF			0.20 REF			
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	
e	0.80 BSC.			0.65 BSC.			0.50 BSC.			0.50 BSC.			0.40 BSC.			
k	0.25	–	–	0.25	–	–	0.25	–	–	0.25	–	–	0.25	–	–	
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	
N	12			16			20			24			28			
ND	3			4			5			6			7			
NE	3			4			5			6			7			
Jedec Var.	WGGB			WGGC			WGGD-1			WGGD-2			WGGE			

EXPOSED PAD VARIATIONS							
PKG. CODES	D2			E2			DOWN BONDS ALLOWED
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	NO
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	NO
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	NO
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	NO
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	NO

NOTES:

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M–1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
10. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
11. COPLANARITY SHALL NOT EXCEED 0.08mm
12. WARPAGE SHALL NOT EXCEEND 0.10mm
13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY

-DRAWING NOT TO SCALE-

DALLAS SEMICONDUCTOR MAXIM
PACKAGE OUTLINE,
12, 16, 20, 24, 28L THIN QFN, 4x4x0.8mm
21-0139
E
2/2

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

16L,UCSP.EPS



TOP VIEW

COMMON DIMENSIONS	
A	0.62+0.05-0.08
A1	0.29±0.02
A2	0.33 REF.
b	ø0.35±0.03
D1	1.50 BASIC
E1	1.50 BASIC
e	0.50 BASIC
SD	0.25 BASIC
SE	0.25 BASIC

PKG. CODE	VARIABLE DIMENSIONS		DEPOPULATED SOLDER BALLS
	D	E	
B16-1	2.02±0.05	2.02±0.05	NONE
B16-2	2.02±0.05	2.02±0.05	B3, C3
B16-3	2.02±0.05	2.02±0.05	B3, C2
B16-4	2.02±0.05	2.02±0.05	B2, C3
B16-5	2.02±0.05	2.02±0.05	B2, B3, C2, C3
B16-6	2.02±0.05	2.02±0.05	C3

NOTES:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. PRODUCT MARKING: NUMBER OF CHARACTERS AND LINES VARY PER PRODUCT.



BOTTOM VIEW



SIDE VIEW

DALLAS SEMICONDUCTOR MAXIM

PROPRIETARY INFORMATION

TITLE: PACKAGE OUTLINE, 4x4 UCSP

APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0101	H	1/1

Revision History

Pages changed at Rev 2: 1, 2, 8, 9, 11, 13, 14, 15

MAX4750

Part Number Table

Notes:

1. See the MAX4750 QuickView Data Sheet for further information on this product family or download the MAX4750 full data sheet (PDF, 476kB).
2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
4. Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions.
5. * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Part Number	Free Sample	Buy Direct	Package: TYPE PINS SIZE DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX4750ETE			THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4750ETE-T			THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4750ETE+			THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750ETE+T			THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750EUD+T			TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750EUD+			TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750EUD			TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis

MAX4750EUD-T			TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4750EBE			UCSP;14 pin; Dwg: 21-0101H (PDF) Use pkgcode/variation: B16-3*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX4750EBE-T			UCSP;14 pin; Dwg: 21-0101H (PDF) Use pkgcode/variation: B16-3*	0C to +70C	RoHS/Lead-Free: No Materials Analysis

Didn't Find What You Need?

CONTACT US: SEND US AN EMAIL