Voltage Output
Programmable Sensor Conditioner

Check for Samples: PGA309

FEATURES

- **Complete Bridge Sensor Conditioner**
- **Voltage Output: Ratiometric or Absolute**
- **Digital Cal: No Potentiometers/Sensor Trims**
- **Sensor Error Compensation**
  - **Span, Offset, and Temperature Drifts**
- **Low Error, Time-Stable**
- **Sensor Linearization Circuitry**
- **Temperature Sense: Internal or External**
- **Calibration Lookup Table Logic**
  - **Uses External EEPROM (SOT23-5)**
- **Over/Under-Scale Limiting**
- **Sensor Fault Detection**
- **+2.7V TO +5.5V Operation**
- **–40°C to +125°C Operation**
- **Small TSSOP-16 Package**

APPLICATIONS

- **Bridge Sensors**
- **Remote 4-20mA Transmitters**
- **Strain, Load, and Weigh Scales**
- **Automotive Sensors**

EVALUATION TOOLS

- **Hardware Designer's Kit (PGA309EVM)**
  - **Temperature Eval of PGA309 + Sensor**
  - **Full Programming of PGA309**
 - **Sensor Compensation Analysis Tool**

DESCRIPTION

The PGA309 is a programmable analog signal conditioner designed for bridge sensors. The analog signal path amplifies the sensor signal and provides digital calibration for zero, span, zero drift, span drift, and sensor linearization errors with applied stress (pressure, strain, etc.). The calibration is done via a One-Wire digital serial interface or through a Two-Wire industry-standard connection. The calibration parameters are stored in external nonvolatile memory (typically SOT23-5) to eliminate manual trimming and achieve long-term stability.

The all-analog signal path contains a 2x2 input multiplexer (mux), auto-zero programmable-gain instrumentation amplifier, linearization circuit, voltage reference, internal oscillator, control logic, and an output amplifier. Programmable level shifting compensates for sensor dc offsets.

The core of the PGA309 is the precision, low-drift, no 1/f noise Front-End PGA (Programmable Gain Amplifier). The overall gain of the Front-End PGA + Output Amplifier can be adjusted from 2.7V/V to 1152V/V. The polarity of the inputs can be switched through the input mux to accommodate sensors with unknown polarity output. The Fault Monitor circuit detects and signals sensor burnout, overload, and system fault conditions.

For detailed application information, see the PGA309 User's Guide (SBOU024) available for download at www.ti.com.

PGA309

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION[1]

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
PGA309	TSSOP-16	PW	PGA309

(1)   For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS[1]

Over operating free-air temperature range, unless otherwise noted.

PARAMETER		PGA309	UNIT
Supply Voltage, V_{SD}, V_{SD}		+7.0	V
Input Voltage, V_{IN1}, V_{IN2}[2]		−0.3 to V_{SA} +0.3	V
Input Current, V_{FB}, V_{OUT}		±150	mA
Input Current		±10	mA
Output Current Limit		50	mA
Storage Temperature Range		−60 to +150	°C
Operating Temperature Range		−55 to +150	°C
Junction Temperature		+150	°C
ESD Ratings	Human Body Model (HBM)	4	kV

(1)   Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2)   Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

Product Folder Link(s): *PGA309*

ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, T_A = −40°C to +125°C.

At T_A = +25°C, V_{SA}= V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$; V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

PARAMETER	CONDITIONS	PGA309 MIN	PGA309 TYP	PGA309 MAX	UNIT
Front-End PGA + Output Amplifier					
V_{OUT}/V_{IN} Differential Signal Gain Range[1]	Fine gain adjust = 1		8 to 1152		V/V
	Front-End PGA Gains: 4, 8, 16, 23.27, 32, 42.67, 64, 128				
	Output Amplifier gains: 2, 2.4, 3, 3.6, 4.5, 6, 9				
Input Voltage Noise Density	f = 1kHz		210		nV/$\sqrt{Hz}$
V_{OUT} Slew Rate			0.5		V/μs
V_{OUT} Settling Time (0.01%)	V_{OUT}/V_{IN} Differential gain = 8, R_L = 5kΩ ‖ 200pF		6		μs
V_{OUT} Settling Time (0.01%)	V_{OUT}/V_{IN} Differential gain = 191, R_L = 5kΩ ‖ 200pF		4.1		μs
V_{OUT} Nonlinearity			0.002		%FSR
External Sensor Output Sensitivity	V_{SA} = V_{SD} = V_{EXC} = +5V		1 to 245		mV/V
Front-End PGA					
Auto-Zero Internal Frequency			7		kHz
Offset Voltage (RTI)[2]	Coarse offset adjust disabled		±3	±50	μV
vs Temperature			**±0.2**		μ**V/°C**
vs Supply Voltage, V_{SA}			±2		μV/V
vs Common-Mode Voltage	G_F = Front-End PGA gain		1500/G_F	6000/G_F	μV/V
Linear Input Voltage Range[3]		**0.2**		V_{SA} − 1.5	**V**
Input Bias Current			0.1	1.5	nA
Input Impedance: Differential			30 ‖ 6		GΩ ‖ pF
Input Impedance: Common-Mode			50 ‖ 20		GΩ ‖ pF
Input Voltage Noise	0.1Hz to 10Hz, G_F = 128		4		μV_{PP}
PGA Gain					
Gain Range Steps	4, 8, 16, 23.27, 32, 42.67, 64, 128		4 to 128		V/V
Initial Gain Error	G_F = 4 to 42		0.2	±1	%
	G_F = 64		0.25	±1.2	%
	G_F = 128		0.3	±1.6	%
vs Temperature			**10**		**ppm/°C**
Output Voltage Range			**0.05 to V_{SA} − 0.1**		**V**
Bandwidth	Gain = 4		400		kHz
	Gain = 128		60		kHz
Coarse Offset Adjust (RTI of Front-End PGA)					
Range	±(14)(V_{REF})(0.00085)	±56	±59.5	±64	mV
vs Temperature			**0.004**		**%/°C**
Drift	±14 steps, 4-bit + sign		4		mV
Fine Offset Adjust (Zero DAC) (RTO of the Front-End PGA)[2]					
Programming Range		0		V_{REF}	V
Output Voltage Range		0.1		V_{SA} − 0.1	V
Resolution	65,536 steps, 16-bit DAC		73		μV
Integral Nonlinearity			20		LSB
Differential Nonlinearity			0.5		LSB
Gain Error			0.1		%
Gain Error Drift			10		ppm/°C
Offset			5		mV
Offset Drift			10		μV/°C

(1) PGA309 total differential gain from input (V_{IN1} − V_{IN2}) to output (V_{OUT}). V_{OUT} / (V_{IN1} − V_{IN2}) = (Front-end PGA gain) × (Output Amplifier gain) × (Gain DAC).

(2) RTI = Referred-to-input. RTO = referred to output.

(3) Linear input range is the allowed min/max voltage on the V_{IN1} and V_{IN2} pins for the input PGA to continue to operate in a linear region. The allowed common-mode and differential voltage depends on gain and offset settings. Refer to the *Gain Scaling* section for more information.

Submit Documentation Feedback

PGA309

ELECTRICAL CHARACTERISTICS (continued)

Boldface limits apply over the specified temperature range, **T$_A$ = –40°C to +125°C.**

At T$_A$ = +25°C, V$_{SA}$= V$_{SD}$ = +5V (V$_{SA}$ = V$_{SUPPLY\ ANALOG}$, V$_{SD}$ = V$_{SUPPLY\ DIGITAL}$; V$_{SA}$ must equal V$_{SD}$), GND$_D$ = GND$_A$ = 0, and V$_{REF}$ = REF$_{IN}$/REF$_{OUT}$ = +5V, unless otherwise noted.

PARAMETER	CONDITIONS	PGA309 MIN	PGA309 TYP	PGA309 MAX	UNIT
Output Fine Gain Adjust (Gain DAC)					
Range			0.33 to 1		V/V
Resolution	65,536 steps, 16-bit DAC		10		μV/V
Integral Nonlinearity			20		LSB
Differential Nonlinearity			0.5		LSB
Output Amplifier					
Offset Voltage (RTI of Output Amplifier)[4]			3		mV
vs Temperature			**5**		μ**V/°C**
vs Supply Voltage, V$_{SA}$			30		μV/V
Common-Mode Input Range		**0**		**V$_S$ – 1.5**	**V**
Input Bias Current			100		pA
Amplifier Internal Gain					
Gain Range Steps	2, 2.4, 3, 3.6, 4.5, 6, 9		2 to 9		V/V
Initial Gain Error	2, 2.4, 3.6		0.25	±1	%
	4.5		0.3	±1.2	%
	6		0.4	±1.5	%
	9		0.6	±2.0	%
vs Temperature	**2, 2.4, 3.6**		**5**		**ppm/°C**
	4.5		**5**		**ppm/°C**
	6		**15**		**ppm/°C**
	9		**30**		**ppm/°C**
Output Voltage Range[5]	**R$_L$ = 10kΩ**	**0.1**		**4.9**	**V**
Open-Loop Gain			115		dB
Gain-Bandwidth Product			2		MHz
Phase Margin	Gain = 2, C$_L$ = 200pF		45		deg
Output Resistance	AC Small-signal, open-loop, f = 1MHz, I$_O$ = 0		675		Ω
Over- and Under-Scale Limits	V$_{REF}$ = 4.096				
Over-Scale Thresholds	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '000'		0.9708		
	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '001'		0.9610		
	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '010'		0.9394		
	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '011'		0.9160		
	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '100'		0.9102		
	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '101'		0.7324		
	Ratio of V$_{REF}$, Register 5—bits D5, D4, D3 = '110'		0.5528		
Over-Scale Comparator Offset		+6	+60	+114	mV
Over-Scale Comparator Offset Drift			+0.37		mV/°C
Under-Scale Thresholds	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '111'		0.0605		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '110'		0.0547		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '101'		0.0507		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '100'		0.0449		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '011'		0.0391		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '010'		0.0352		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '001'		0.0293		
	Ratio of V$_{REF}$, Register 5—bits D2, D1, D0 = '000'		0.0254		
Unde-rScale Comparator Offset		−7	−50	+93	mV
Under-Scale Comparator Offset Drift			−0.15		mV/°C

(4)   RTI = Referred-to-input. RTO = referred to output.
(5)   Unless limited by the over/under-scale setting.

ELECTRICAL CHARACTERISTICS (continued)

Boldface limits apply over the specified temperature range, T_A = **–40°C to +125°C.**

At T_A = +25°C, V_{SA}= V_{SD} = +5V (V_{SA} = $V_{SUPPLY ANALOG}$, V_{SD} = $V_{SUPPLY DIGITAL}$; V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

PARAMETER	CONDITIONS	PGA309 MIN	PGA309 TYP	PGA309 MAX	UNIT
Fault Monitor Circuit					
INP_HI, INN_HI Comparator Threshold	See [6]		V_{SA}− 1.2 or V_{EXC}− 0.1		V
INP_LO, INN_LO Comparator Threshold		40	100		mV
A1SAT_HI, A2SAT_HI Comparator Threshold			V_{SA}− 0.12		V
A1SAT_LO, A2SAT_LO Comparator Threshold			V_{SA}− 0.12		V
A3_VCM Comparator Threshold			V_{SA}− 1.2		V
Comparator Hysteresis			20		mV
Internal Voltage Reference					
V_{REF1}	Register 3, bit D9 = 1	2.46	2.5	2.53	V
V_{REF1} Drift vs Temperature			**+10**		**ppm/°C**
V_{REF2} I_{PU}	Register 3, bit D9 = 0	4.0	4.096	4.14	V
V_{REF2} Drift vs Temperature			**+10**	**±7**	**ppm/°C**
Input Current REF_{IN}/REF_{OUT}	Internal V_{REF} disabled		100		μA
Output Current REF_{IN}/REF_{OUT}	V_{SA} > 2.7V for V_{REF} = 2.5V		1		mA
	V_{SA} > 4.3V for V_{REF} = 4.096V		1		mA
Temperature Sense Circuitry (ADC)					
Internal Temperature Measurement	Register 6, bit D9 = 1				
Accuracy			±2		°C
Resolution	12-Bit + sign, twos complement data format		±0.0625		°C
Temperature Measurement Range		−55		+150	°C
Conversion Rate	R_1, R_0 = '11', 12-bit + sign resolution		24		ms
Temperature ADC					
External Temperature Mode	Temp PGA + Temp ADC		1 to 8		V/V
Gain Range Steps	G_{PGA} = 1, 2, 4, 8	GND −0.2		V_{SA} +0.2	V
Analog Input Voltage Range					
Temperature ADC Internal REF (2.048V)	Register 6, bit D8 = 1				
Full-Scale Input Voltage	(+Input) − (−Input)		±2.048/G_{PGA}		V
Differential Input Impedance			2.8/G_{PGA}		MΩ
Common-Mode Input Impedance	G_{PGA} = 1		3.5		MΩ
	G_{PGA} = 2		3.5		MΩ
	G_{PGA} = 4		1.8		MΩ
	G_{PGA} = 8		0.9		MΩ
Resolution	R1, R0 = '00', ADC2X = '0', conversion time = 8ms		11		Bits + Sign
	R1, R0 = '01', ADC2X = '0', conversion time = 32ms		13		Bits + Sign
	R1, R0 = '10', ADC2X = '0', conversion time = 64ms		14		Bits + Sign
	R1, R0 = '11', ADC2X = '0', conversion time = 128ms		15		Bits + Sign
Integral Nonlinearity			0.004		%
Offset Error	G_{PGA} = 1		1.2		mV
	G_{PGA} = 2		0.7		mV
	G_{PGA} = 4		0.5		mV
	G_{PGA} = 8		0.4		mV
Offset Drift	G_{PGA} = 1		1.2		μV/°C
	G_{PGA} = 2		0.6		μV/°C
	G_{PGA} = 4		0.3		μV/°C
	G_{PGA} = 8		0.3		μV/°C

(6) When V_{EXC} is enabled, a minimum reference selector circuit becomes the reference for the comparator threshold. This minimum reference selector circuit uses V_{EXC} − 100mV and V_{SA} − 1.2V and compares the V_{INX} pin to the lower of the two references. This configuration ensures accurate fault monitoring in conditions where V_{EXC} might be higher or lower than the input CMR of the PGA input amplifier relative to V_{SA}.

ELECTRICAL CHARACTERISTICS (continued)

Boldface limits apply over the specified temperature range, **T_A = –40°C to +125°C.**

At T_A = +25°C, V_{SA}= V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$; V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

PARAMETER	CONDITIONS	PGA309			UNIT
		MIN	TYP	MAX	
Temperature ADC. *continued*					
Offset vs V_{SA}	G_{PGA} = 1		800		µV/V
	G_{PGA} = 2		400		µV/V
	G_{PGA} = 4		200		µV/V
	G_{PGA} = 8		150		µV/V
Gain Error			0.05	0.50	%
Gain Error Drift			5	50	ppm/°C
Noise	All gains		< 1		LSB
Gain vs V_{SA}			80		ppm/V
Common-Mode Rejection	At dc and G_{PGA} = 8		105		dB
	At dc and G_{PGA} = 1		100		dB
Temp ADC Ext. REF (V_{REFT} = V_{REF}, V_{EXC}, or V_{SA})	Register 6, bit D8 = 0				
Full-Scale Input Voltage	(+Input) − (−Input)		±V_{REFT}/G_{PGA}		V
Differential Input Impedance			2.4/G_{PGA}		MΩ
Common-Mode Input Impedance	G_{PGA} = 1		8		MΩ
	G_{PGA} = 2		8		MΩ
	G_{PGA} = 4		8		MΩ
	G_{PGA} = 8		8		MΩ
Resolution	R1, R0 = '00', ADC2X = '0', conversion time = 6ms		11		Bits + Sign
	R1, R0 = '01', ADC2X = '0', conversion time = 24ms		13		Bits + Sign
	R1, R0 = '10', ADC2X = '0', conversion time = 50ms		14		Bits + Sign
	R1, R0 = '11', ADC2X = '0', conversion time = 100ms		15		Bits + Sign
Integral Nonlinearity			0.01		%
Offset Error	G_{PGA} = 1		2.5		mV
	G_{PGA} = 2		1.25		mV
	G_{PGA} = 4		0.7		mV
	G_{PGA} = 8		0.3		mV
Offset Drift	G_{PGA} = 1		1.5		µV/°C
	G_{PGA} = 2		1.0		µV/°C
	G_{PGA} = 4		0.7		µV/°C
	G_{PGA} = 8		0.6		µV/°C
Gain Error			−0.2		%
Gain Error Drift			2		ppm/°C
Gain vs V_{SA}			80		ppm/V
Common-Mode Rejection	At dc and G_{PGA} = 8		100		dB
	At dc and G_{PGA} = 1		85		dB
External Temperature Current Excitation I_{TEMP}	Register 6, bit D11 = 1				
Current Excitation		5.8	7	8	µA
Temperature Drift			5		nA/°C
Voltage Compliance			V_{SA} −1.2		V

ELECTRICAL CHARACTERISTICS (continued)

Boldface limits apply over the specified temperature range, **T_A = –40°C to +125°C.**

At T_A = +25°C, V_{SA}= V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$; V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

PARAMETER	CONDITIONS	PGA309 MIN	PGA309 TYP	PGA309 MAX	UNIT
Linearization Adjust and Excitation Voltage (V_{EXC})					
Range 0	Register 3, bit D11 = 0				
Linearization DAC Range	With respect to V_{FB}		−0.166 to +0.166		V/V
Linearization DAC Resolution	±127 steps, 7-bit + sign		1.307		mV/V
V_{EXC} Gain	With respect to V_{REF}		0.83		V/V
Gain Error Drift			25		ppm/°C
Range 1	Register 3, bit D11 = 1				
Linearization DAC Range	With respect to V_{FB}		−0.124 to +0.124		V/V
Linearization DAC Resolution	±127 steps, 7-bit + sign		0.9764		mV/V
V_{EXC} Gain	With respect to V_{REF}		0.52		V/V
Gain Error Drift			25		ppm/°C
V_{EXC} Range Upper Limit	I_{EXC} = 5mA		V_{SA} −0.5		V
$I_{EXC\ SHORT}$	Short-circuit V_{EXC} output current		50		mA
Digital Interface					
Two-Wire Compatible	Bus speed	1		400	kHz
One-Wire	Serial speed baud rate	4.8K		38.4K	Bits/s
Maximum Lookup Table Size[7]			17 x 3 x 16		Bits
Two-Wire Data Rate	PGA309 to EEPROM (SCL frequency)		65		kHz
Logic Levels					
Input Levels (SDA, SCL, PRG, TEST)	Low			0.2 • V_{SD}	V
(SDA, SCL, PRG, TEST)	High	0.7 • V_{SD}			V
(SDA, SCL)	Hysteresis		0.1 • V_{SD}		V
Pull-Up Current Source (SDA, SCL)		55	85	125	μA
Pull-Down Current Source (TEST)		15	25	40	μA
Output LOW Level (SDA, SCL, PRG)	Open drain, I_{SINK} = 5mA			0.4	V
Power Supply					
$V_{SA,}$ V_{SD}		2.7		5.5	V
I_{SA} + I_{SD}, Quiescent Current	V_{SA} = V_{SD} = +5V, without bridge load		1.2	1.6	mA
Power-On Reset (POR)					
Power-Up Threshold	**V_S rising**		**2.2**	**2.7**	**V**
Power-Down Threshold	V_S falling		1.7		V
Temperature Range					
Specified Performance Range		−40		+125	°C
Operational-Degraded Performance Range		−55		+150	°C

(7) Lookup table allows multislope compensation over temperature. Lookup table has access to 17 calibration points consisting of three adjustment values (Tx, Temperature, ZMx, Zero DAC, GMx, Gain DAC) that are stored in 16-bit data format (17x3x16 = Lookup table size).

PGA309

TEXAS INSTRUMENTS

PIN CONFIGURATION

PW PACKAGE
TSSOP-16
(TOP VIEW)

V_{EXC}	1	16	REF_{IN}/REF_{OUT}
GND_A	2	15	$TEMP_{IN}$
V_{SA}	3	14	SDA
V_{IN1}	4	13	SCL
V_{IN2}	5	12	PRG
V_{FB}	6	11	GND_D
V_{OUT}	7	10	V_{SD}
V_{SJ}	8	9	TEST

PIN DESCRIPTIONS

| PIN NO.	NAME	DESCRIPTION
1	V_{EXC}	Bridge sensor excitation. Connect to bridge if linearization and/or internal reference for bridge excitation is to be used.
2	GND_A	Analog ground. Connect to analog ground return path for V_{SA}. Should be same as GND_D.
3	V_{SA}	Analog voltage supply. Connect to analog voltage supply. To be within 200mV of V_{SD}.
4	V_{IN1}	Signal input voltage 1. Connect to + or – output of sensor bridge. Internal multiplexer can change connection internally to Front-End PGA.
5	V_{IN2}	Signal input voltage 2. Connect to + or – output of sensor bridge. Internal multiplexer can change connection internally to Front-End PGA.
6	V_{FB}	V_{OUT} feedback pin. Voltage feedback sense point for over/under-scale limit circuitry. When internal gain set resistors for the output amplifier are used, this is also the voltage feedback sense point for the output amplifier. V_{FB} in combination with V_{SJ} allows for ease of external filter and protection circuits without degrading the PGA309 V_{OUT} accuracy. V_{FB} must always be connected to either V_{OUT} or the point of feedback for V_{OUT}, if external protection is used.
7	V_{OUT}	Analog output voltage of conditioned sensor.
8	V_{SJ}	Output amplifier summing junction. Use for output amplifier compensation when driving large capacitive loads (> 100pF) and/or for using external gain setting resistors for the output amplifier.
9	TEST	Test/External controller mode pin. Pull to GND_D in normal mode.
10	V_{SD}	Digital voltage supply. Connect to digital voltage supply. To be within 200mV of V_{SA}.
11	GND_D	Digital ground. Connect to digital ground return path for V_{SD}. Should be same as GND_A.
12	PRG	Single-wire interface program pin. UART-type interface for digital calibration of the PGA309 over a single wire. Can be connected to V_{OUT} for a three-lead (V_S, GND, V_{OUT}) digitally-programmable sensor assembly.
13	SCL	Clock input/output for Two-Wire, industry-standard compatible interface for reading and writing digital calibration and configuration from external EEPROM. Can also communicate directly to the registers in the PGA309 through the Two-Wire, industry-standard compatible interface.
14	SDA	Data input/output for Two-Wire, industry-standard compatible interface for reading and writing digital calibration and configuration from external EEPROM. Can also communicate directly to the registers in the PGA309 through the Two-Wire, industry-standard compatible interface.
15	$TEMP_{IN}$	External temperature signal input. PGA309 can be configured to read a bridge current sense resistor as an indicator of bridge temperature, or an external temperature sensing device such as diode junction, RTD, or thermistor. This input can be internally gained by 1, 2, 4, or 8. In addition, this input can be read differentially with respect to V_{GNDA}, V_{EXC}, or the internal/external V_{REF}. There is also an internal, register-selectable, 7μA current source (I_{TEMP}) that can be connected to $TEMP_{IN}$ as an RTD, thermistor, or diode excitation source.
16	REF_{IN}/REF_{OUT}	Reference input/output pin. As an output, the internal reference (selectable as 2.5V or 4.096V) is available for system use on this pin. As an input, the internal reference may be disabled and an external reference can then be applied as the reference for the PGA309.

Product Folder Link(s): *PGA309*

TYPICAL CHARACTERISTICS

At T_A = +25°C, V_{SA} = V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$, V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

V_{REF} vs TEMPERATURE

Average

Figure 1.

I_B CURRENT vs TEMPERATURE

Average, nA

Figure 2.

I_{TEMP} CURRENT vs TEMPERATURE

Average

Figure 3.

COMMON-MODE REJECTION RATIO vs FREQUENCY

RTO of Front- End PGA

Figure 4.

POWER-SUPPLY REJECTION RATIO vs FREQUENCY

Small-Signal
V_{REF} and V_{EXT} Enabled
V_{REF} = 2.5V
PSRR at V_{OUT}

Figure 5.

CLOSED−LOOP GAIN vs FREQUENCY

G_{OUTAMP} = Output Amplifier Gain

G_{OUTAMP} = 9V/V
G_{FRONT} = 128V/V

G_{OUTAMP} = 9V/V
G_{FRONT} = 32V/V

G_{OUTAMP} = 2V/V
G_{FRONT} = 8V/V

G_{OUTAMP} = 2V/V
G_{FRONT} = 32V/V

Figure 6.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_{SA} = V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$, V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

V_{OUT} SWING TO RAIL vs I_{LOAD}

Figure 7.

I_Q vs TEMPERATURE

Figure 8.

TEMPERATURE ADC ERROR (INTERNAL MODE)

Figure 9.

TEMPERATURE ADC ERROR (EXTERNAL MODES)

Figure 10.

V_{REF} NOISE
(0.1Hz TO 10Hz)

Figure 11.

V_{OUT} NOISE
(0.1Hz TO 10Hz PEAK-TO-PEAK NOISE)

Figure 12.

Product Folder Link(s): PGA309

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_{SA} = V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$, V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

INPUT VOLTAGE NOISE DENSITY

Figure 13.

INPUT VOLTAGE NOISE DENSITY

Figure 14.

**LARGE-SIGNAL STEP RESPONSE**

Figure 15.

LARGE-SIGNAL STEP RESPONSE

Figure 16.

**SMALL-SIGNAL STEP RESPONSE**

Figure 17.

SMALL-SIGNAL STEP RESPONSE

Figure 18.

Product Folder Link(s): *PGA309*

PGA309

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_{SA} = V_{SD} = +5V (V_{SA} = $V_{SUPPLY\ ANALOG}$, V_{SD} = $V_{SUPPLY\ DIGITAL}$, V_{SA} must equal V_{SD}), GND_D = GND_A = 0, and V_{REF} = REF_{IN}/REF_{OUT} = +5V, unless otherwise noted.

**CAPACITIVE LOAD DRIVE**

Figure 19.

OVERVOLTAGE RECOVERY

Figure 20.

**OUTPUT AMPLIFIER
OPEN-LOOP GAIN/PHASE vs FREQUENCY**

Figure 21.

ZERO DAC TYPICAL ERROR vs CODE

Figure 22.

GAIN DAC TYPICAL ERROR vs CODE

Figure 23.

Product Folder Link(s): *PGA309*

FUNCTIONAL DESCRIPTION

OVERVIEW

The PGA309 is a programmable analog signal conditioner designed for resistive bridge sensor applications. It is a complete signal conditioner with bridge excitation, initial span and offset adjustment, temperature adjustment of span and offset, internal/external temperature measurement capability, output over-scale and under-scale limiting, fault detection, and digital calibration. The PGA309, in a calibrated sensor module, can reduce errors to the level approaching the bridge sensor repeatability. See Figure 24 for a block diagram of the PGA309. Following is a brief overview of each major function.

SENSOR ERROR ADJUSTMENT RANGE

The adjustment capability of the PGA309 is summarized in Table 1.

Table 1. PGA309 Adjustment Capability

FSS (full-scale sensitivity)	1mV/V to 245mV/V
Span TC	Over ±3300ppmFS/°C[1]
Span TC nonlinearity	≥ 10%
Zero offset	±200%FS[2]
Zero offset TC	Over ±3000ppmFS/°C[2]
Zero offset TC nonlinearity	≥ 10%
Sensor impedance	Down to 200Ω[3]

1. Depends on the temperature sensing scheme.
2. Combined coarse and fine offset adjust.
3. Lower impedance possible by using a dropping resistor in series with the bridge.

GAIN SCALING

The core of the PGA309 is the precision low-drift and no 1/f noise Front-End PGA. The overall gain of the Front-End PGA + Output Amplifier can be adjusted from 2.7V/V to 1152V/V. The polarity of the inputs can be switched through the 2x2 input mux to accommodate sensors with unknown polarity output.

The Front-End PGA provides initial coarse signal gain using a no 1/f noise, auto-zero instrumentation amplifier. The fine gain adjust is accomplished by the 16-bit attenuating Gain Digital-to-Analog Converter (Gain DAC). This Gain DAC is controlled by the data in the Temperature Compensation Lookup Table driven by the Temperature Analog-to-Digital Converter (Temp ADC). In order to compensate for second-order and higher drift nonlinearity, the span drift can be fitted to piecewise linear curves during calibration with the coefficients stored in an external nonvolatile EEPROM lookup table.

Following the fine gain adjust stage is the Output Amplifier that provides additional programmable gain. Two key output amplifier connections, V_{FB} and V_{SJ}, are brought out on the PGA309 for application flexibility. These connections allow for an accurate conditioned signal voltage while also providing a means for PGA309 output overvoltage and large capacitive loading for RFI/EMI filtering required in many end applications.

OFFSET ADJUSTMENT

The sensor offset adjustment is performed in two stages. The input-referred Coarse Offset Adjust DAC has approximately a ±60mV offset adjustment range for a selected V_{REF} of 5V. The fine offset and the offset drift are canceled by the 16-bit Zero DAC that sums the signal with the output of the front-end instrumentation amplifier. Similar to the Gain DAC, the input digital values of the Zero DAC are controlled by the data in the Temperature Compensation Lookup Table, stored in external EEPROM, driven by the Temp ADC. The programming range of the Zero DAC is 0V to V_{REF} with an output range of 0.1V to $V_{SA} - 0.1V$.

VOLTAGE REFERENCE

The PGA309 contains a precision low-drift voltage reference (selectable for 2.5V or 4.096V) that can be used for external circuitry through the REF_{IN}/REF_{OUT} pin. This same reference is used for the Coarse Offset Adjust DAC, Zero DAC, Over/Under-Scale Limits and sensor excitation/linearization through the V_{EXC} pin. When the internal reference is disabled, the REF_{IN}/REF_{OUT} pin should be connected to an external reference or to V_{SA} for ratiometric-scaled systems.

SENSOR EXCITATION AND LINEARIZATION

A dedicated circuit with a 7-bit + sign DAC for sensor voltage excitation and linearization is provided on the PGA309. This block scales the reference voltage and sums it with a portion of the PGA309 output to compensate the positive or negative bow-shaped nonlinearity exhibited by many sensors over their applied pressure range. Sensors not requiring linearization can be connected directly to the supply (V_{SA}) or to the V_{EXC} pin with the Linearization DAC (Lin DAC) set to zero.

Figure 24. Simplified Diagram of the PGA309 in a Typical Configuration

ADC FOR TEMPERATURE SENSING

The temperature sense circuitry drives the compensation for the sensor span and offset drift. Either internal or external temperature sensing is possible. The temperature can be sensed in one of the following ways:

- Bridge impedance change (excitation current sense, in the positive or negative part of the bridge), for sensors with large temperature coefficient of resistance (TCR > 0.1%/°C).
- On-chip PGA309 temperature, when the chip is located sufficiently close to the sensor.
- External diode, thermistor, or RTD placed on the sensor membrane. An internal 7μA current source may be enabled to excite these types of temperature sensors.

The temperature signal is digitized by the onboard Temp ADC. The output of the Temp ADC is used by the control digital circuit to read the data from the Lookup Table in an external EEPROM, and set the output of the Gain DAC and the Zero DAC to the calibrated values as temperature changes.

An additional function provided through the Temp ADC is the ability to read the V_{OUT} pin back through the Temp ADC input mux. This provides flexibility for a digital output through either One-Wire or Two-Wire interface, as well as the possibility for an external microcontroller to perform real-time custom calibration of the PGA309.

EXTERNAL EEPROM AND TEMPERATURE COEFFICIENTS

The PGA309 uses an industry-standard Two-Wire external EEPROM (typically, a SOT23-5 package). A 1k-bit (minimum) EEPROM is needed when using all 17 temperature coefficients. Larger EEPROMs may be used to provide space for a serial number, lot code, or other data.

The first part of the external EEPROM contains the configuration data for the PGA309, with settings for:

- Register 3—Reference Control and Linearization
- Register 4—PGA Coarse Offset and Gain/Output Amplifier Gain
- Register 5—PGA Configuration and Over/Under-Scale Limit
- Register 6—Temp ADC Control

This section of the EEPROM contains its own individual checksum (Checksum1).

The second part of the external EEPROM contains up to 17 temperature index values and corresponding temperature coefficients for the Zero DAC and Gain DAC adjustments with measured temperature, and also contains its own checksum (Checksum2). The PGA309 lookup logic contains a linear interpolation algorithm for accurate DAC adjustments between stored temperature indexes. This approach allows for a piecewise linear temperature compensation of up to 17 temperature indexes and associated temperature coefficients.

If either Checksum1, Checksum2, or both are incorrect, the output of the PGA309 is set to high-impedance.

FAULT MONITOR

To detect sensor burnout or a short, a set of four comparators are connected to the inputs of the Front-End PGA. If any of the inputs are taken to within 100mV of ground or V_{EXC}, or violate the input CMR of the Front-End PGA, then the corresponding comparator sets a sensor fault flag that causes the PGA309 V_{OUT} to be driven within 100mV of either V_{SA} or ground, depending upon the alarm configuration setting (Register 5—PGA Configuration and Over/Under-Scale Limit). This will be well above the set Over-Scale Limit level or well below the set Under-Scale Limit level. The state of the fault condition can be read in digital form in Register 8—Alarm Status Register. If the Over/Under-Scale Limit is disabled, the PGA309 output voltage will still be driven within 100mV of either V_{SA} or ground, depending upon the alarm configuration setting.

There are five other fault detect comparators that help detect subtle PGA309 front-end violations that could otherwise result in linear voltages at V_{OUT} that would be interpreted as valid states. These are especially useful during factory calibration and setup, and are configured through Register 5—PGA Configuration and Over/Under-Scale Limit. The respective status of each can also be read back through Register 8—Alarm Status Register.

OVER-SCALE AND UNDER-SCALE LIMITSE

The over-scale and under-scale limit circuitry combined with the fault monitor circuitry provides a means for system diagnostics. A typical sensor-conditioned output may be scaled for 10% to 90% of the system ADC range for the sensor normal operating range. If the conditioned pressure sensor is below 4%, it is considered under-pressure; if over 96%, it is considered over-pressure.

The PGA309 over/under-scale limit circuit can be programmed individually for under-scale and over-scale values that clip or limit the PGA309 output. From a system diagnostic view, 10% to 90% of ADC range is normal operation, less than 4% is under-pressure, and greater than 96% is over-pressure. If the fault detect circuitry is used, a detected fault will cause the PGA309 output to be driven to positive or negative saturation.

If this fault flag is programmed for high, then greater than 97% ADC range will be a fault; if programmed for low. then less than 3% ADC range will be a fault. In this configuration, the system software can be used to distinguish between over- or under-pressure condition, which indicates an out-of-control process, or a sensor fault.

POWER-UP AND NORMAL OPERATION

The PGA309 has circuitry to detect when the power supply is applied to the PGA309, and reset the internal registers and circuitry to an initial state. This reset also occurs when the supply is detected to be invalid, so that the PGA309 is in a known state when the supply becomes valid again. The rising threshold for this circuit is typically 2.2V and the falling threshold is typically 1.7V. After the power supply becomes valid, the PGA309 waits for approximately 25ms and then attempts to read the configuration data from the external EEPROM device.

If the EEPROM has the proper flag set in address locations 0 and 1, then the PGA309 continues reading the first part of the EEPROM; otherwise, the PGA309 waits for one second before trying again. If the PGA309 detects no response from the EEPROM, the PGA309 waits for one second and tries again; otherwise, the PGA309 tries to free the bus and waits for 25ms before trying to read the EEPROM again. If a successful read of the first part of the EEPROM is accomplished, (including valid Checksum1 data), the PGA309 triggers the Temp ADC to measure temperature. For 16-bit resolution results, the converter takes approximately 125ms to complete a conversion. Once the conversion is complete, the PGA309 begins reading the Lookup Table information from the EEPROM (second part) to calculate the settings for the Gain DAC and Zero DAC.

The PGA309 reads the entire Lookup Table so that it can determine if the checksum for the Lookup Table (Checksum2) is correct. Each entry in the Lookup Table requires approximately 500μs to read from the EEPROM. Once the checksum is determined to be valid, the calculated values for the Gain and Zero DACs are updated into their respective registers, and the output amplifier is enabled. The PGA309 then begins looping through this entire procedure, starting with reading the EEPROM configuration registers from the first part of the EEPROM, then starting a new conversion on the Temp ADC, which then triggers reading the Lookup Table data from the second part of the EEPROM. This loop continues indefinitely.

DIGITAL INTERFACE

There are two digital interfaces on the PGA309. The PRG pin uses a One-Wire, UART-compatible interface with bit rates from 4.8Kbits/s to 38.4Kbits/s. The SDA and SCL pins together form an industry standard Two-Wire interface at clock rates from 1kHz to 400kHz. The external EEPROM uses the Two-Wire interface. Communication to the PGA309 internal registers, as well as to the external EEPROM, for programming and readback can be conducted through either digital interface.

It is also possible to connect the One-Wire communication pin, PRG, to the V_{OUT} pin in true three-wire sensor modules and still allow for programming. In this mode, the PGA309 output amplifier may be enabled for a set time period and then disabled again to allow sharing of the PRG pin with the V_{OUT} connection. This allows for both digital calibration and analog readback during sensor calibration in a three-wire sensor module.

The Two-Wire interface has timeout mechanisms to prevent bus lockup from occurring. The Two-Wire master controller in the PGA309 has a mode that attempts to free up a stuck-at-zero SDA line by issuing SCL pulses, even when the bus is not indicated as idle after a timeout period has expired. The timeout will only apply when the master portion of the PGA309 is attempting to initiate a Two-Wire communication.

PGA309 TRANSFER FUNCTION

Equation 1 shows the mathematical expression that is used to compute the output voltage, V_{OUT}. This equation can also be rearranged algebraically to solve for different terms. For example, during calibration, this equation is rearranged to solve for V_{IN}.

$$V_{OUT} = \left[\left(\text{mux\_sign} \cdot V_{IN} + V_{Coarse\_Offset} \right) \cdot GI + V_{Zero\_DAC} \right] \cdot GD \cdot GO$$

(1)

Where:

   mux_sign: This term changes the polarity of the input signal; value is ±1.

   V_{IN}: The input signal for the PGA309; $V_{IN}1 = V_{INP}$, $V_{IN}2 = V_{INN}$.

   V_{Coarse_Offset}: The coarse offset DAC output voltage.

   GI: Input stage gain.

   V_{Zero_DAC}: Zero DAC output voltage.

   GD: Gain DAC.

   GO: Output stage gain.

Product Folder Link(s): *PGA309*

Figure 25. Detailed Block Diagram

Product Folder Link(s): PGA309

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January, 2005) to Revision C   **Page**

Product Folder Link(s): *PGA309*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PGA309AIPWR	ACTIVE	TSSOP	PW	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGA 309A	Samples
PGA309AIPWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGA 309A	Samples
PGA309AIPWTG4	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGA 309A	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF PGA309 :

NOTE: Qualified Version Definitions:

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PGA309AIPWR	TSSOP	PW	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PGA309AIPWT	TSSOP	PW	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PGA309AIPWR	TSSOP	PW	16	2500	356.0	356.0	35.0
PGA309AIPWT	TSSOP	PW	16	250	210.0	185.0	35.0

6.6
6.2 TYP

A

PIN 1 INDEX AREA

14X [0.65]

16

1

2X

[4.55]

5.1
4.9
NOTE 3

8

9

B

4.5
4.3
NOTE 4

16X 0.30
     0.19

$\oplus$ [0.1$\circledM$| C | A | B]

SEATING
PLANE

C

$\triangle$ |0.1| C

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25

GAGE PLANE

0.15
0.05

0.75
0.50

0°-8°

DETAIL A
TYPICAL

4220204/A   02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

16X (1.5)

SYMM

1

(R0.05) TYP

16X (0.45)

16

SYMM

14X (0.65)

8

9

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A   02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER