16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Rev. 09 — 29 March 2010

Product data sheet

#### 1. General description

The 74LVC16245A; 74LVCH16245A are 16-bit transceivers featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features two output enable (nOE) inputs for easy cascading and two send/receive (nDIR) inputs for direction control. nOE controls the outputs so that the buses are effectively isolated. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

The 74LVCH16245A bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

#### 2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- High-impedance when V<sub>CC</sub> = 0 V
- All data inputs have bus hold (74LVCH16245A only)
- Complies with JEDEC standard JESD8-B / JESD36
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - CDM JESD22-C101D exceeds 1000 V
- Specified from −40 °C to +85 °C and −40 °C to +125 °C





# 3. Ordering information


Table 1. Ordering information

Type number	Temperature range	Package						
		Name	Description	Version				
74LVC16245ADL	-40 °C to +125 °C	SSOP48	plastic shrink small outline package; 48 leads;	SOT370-1				
74LVCH16245ADL			body width 7.5 mm					
74LVC16245ADGG	–40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package;	SOT362-1				
74LVCH16245ADGG			48 leads; body width 6.1 mm					
74LVC16245AEV	–40 °C to +125 °C	VFBGA56	plastic very thin fine-pitch ball grid array package;	SOT702-1				
74LVCH16245AEV			56 balls; body $4.5 \times 7 \times 0.65$ mm					
74LVC16245ABQ	–40 °C to +125 °C	HXQFN60U	plastic thermal enhanced extremely thin quad flat	SOT1134-1				
74LVCH16245ABQ	_		package; no leads; 60 terminals; UTLP based; body 4 x 6 x 0.5 mm					

# 4. Functional diagram








# 5. Pinning information

#### 5.1 Pinning






Fig 6. Pin configuration SOT1134-1 (HXQFN60U)

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin			Description
	SOT370-1 and SOT362-1	SOT702-1	SOT1134-1	
1DIR, 2DIR	1, 24	A1, K1	A30, A13	direction control input
1B0 to 1B7	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	B20, A31, D5, D1, A2, B2, B3, A5	data input/output
2B0 to 2B7	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	A6, B5, B6, A9, D2, D6, A12, B8	data input/output
GND	4, 10, 15, 21, 28, 34, 39, 45	B3, B4, D3, D4, G3, G4, J3, J4	A32, A3, A8, A11, A16, A19, A24, A27	ground (0 V)
V <sub>CC</sub>	7, 18, 31, 42	C3, C4, H3, H4	A1, A10, A17, A26	supply voltage
10E, 20E	48, 25	A6, K6	A29, A14	output enable input (active LOW)
1A0 to 1A7	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	B18, A28, D8, D4, A25, B16, B15, A22	data input/output
2A0 to 2A7	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	A21, B13, B12, A18, D3, D7, A15, B10	data input/output
n.c.	-	A2, A3, A4, A5, K2, K3, K4, K5	A4, A7, A20, A23, B1, B4, B7, B9, B11, B14, B17, B19	not connected

# 6. Functional description

Table 3. Function table[1]

Inputs nOE		Outputs			
nOE	nDIR	nAn	nBn		
L	L	A = B	inputs		
L	Н	inputs	B = A		
Н	X	Z	Z		

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	<b>–50</b>	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	±50	mA
Vo	output voltage	output HIGH or LOW	<u>[2]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		<b>−65</b>	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C};$			
		(T)SSOP48 package	[3] _	500	mW
		VFBGA56 package	[4] -	1000	mW
		HXQFN60U package	[4] _	1000	mW
-					

<sup>[1]</sup> The minimum input voltage ratings may be exceeded if the input current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage	maximum speed performance	2.7	-	3.6	V
		functional	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW	0	-	$V_{CC}$	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.2 \text{ V to } 2.7 \text{ V}$	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	10	ns/V

<sup>[2]</sup> The output voltage ratings may be exceeded if the output current ratings are observed.

<sup>[3]</sup> Above 60 °C the value of Ptot derates linearly with 5.5 mW/K.

<sup>[4]</sup> Above 70 °C the value of  $P_{tot}$  derates linearly with 1.8 mW/K.

### **Static characteristics**

Table 6. **Static characteristics** 

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40 °(	C to +85	°C	-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
$V_{IH}$	HIGH-level input	V <sub>CC</sub> = 1.2 V		V <sub>CC</sub>	-	-	$V_{CC}$	-	V
	voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V		-	-	0	-	0	V
	voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		-	-	0.8	-	8.0	V
$V_{OH}$	HIGH-level output	$V_I = V_{IH}$ or $V_{IL}$							
	voltage	$I_O = -100 \ \mu A;$ $V_{CC} = 2.7 \ V \ to \ 3.6 \ V$		V <sub>CC</sub> – 0.2	$V_{CC}$	-	V <sub>CC</sub> – 0.3	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$		2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.2	-	-	2.0	-	V
V <sub>OL</sub> LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$								
	voltage	$I_O = 100 \ \mu A;$ $V_{CC} = 2.7 \ V \text{ to } 3.6 \ V$		-	0	0.20	-	0.3	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$		-	-	0.40	-	0.6	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$		-	-	0.55	-	8.0	V
l <sub>l</sub>	input leakage current	$V_{I} = 5.5 \text{ V or GND}; V_{CC} = 3.6 \text{ V}$	[2]	-	±0.1	±5	-	±20	μА
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = 5.5$ V or GND; $V_{CC} = 3.6$ V	[2][3]	-	±0.1	±5	-	±20	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_I$ or $V_O = 5.5 \text{ V}$ ; $V_{CC} = 0.0 \text{ V}$		-	±0.1	±10	-	±20	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 3.6$ V		-	0.1	10	-	40	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 0.6 \text{ V}$ ; $I_O = 0 \text{ A}$ ; $V_{CC} = 2.7 \text{ V}$ to 3.6 V		-	5	500	-	5000	μΑ
C <sub>I</sub>	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$		-	5.0	-	-	-	pF
C <sub>I/O</sub>	input/output capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$		-	10	-	-	-	pF
I <sub>BHL</sub>	bus hold LOW current	$V_{CC} = 3.0 \text{ V}; V_I = 0.8 \text{ V}$	[4][5]	75	-	-	60	-	μΑ
I <sub>BHH</sub>	bus hold HIGH current	$V_{CC} = 3.0 \text{ V}; V_I = 2.0 \text{ V}$	[4][5]	-75	-	-	-60	-	μΑ
I <sub>BHLO</sub>	bus hold LOW overdrive current	$V_{CC} = 3.6 \text{ V}$	[4][6]	500	-	-	500	-	μΑ

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Table 6. Static characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		–40 °C to +85 °C			-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
I <sub>BHHO</sub>	bus hold HIGH overdrive current	$V_{CC} = 3.6 \text{ V}$	[4][6]	-500	-	-	-500	-	μΑ

- [1] All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.
- [2] The bus hold circuit is switched off when  $V_I > V_{CC}$  allowing 5.5 V on the input terminal.
- [3] For I/O ports the parameter I<sub>OZ</sub> includes the input leakage current.
- [4] Valid for data inputs of bus hold parts only (74LVCH16245A). Note that control inputs do not have a bus hold circuit.
- [5] The specified sustaining current at the data input holds the input below the specified V<sub>I</sub> level.
- [6] The specified overdrive current at the data input forces the data input to the opposite input state.

#### 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

Symbol	Parameter	Conditions		<b>-40</b>	°C to +8	5 °C	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	
t <sub>pd</sub> propagation		nAn to nBn; nBn to nAn; see Figure 7	[1]						
	delay	V <sub>CC</sub> = 1.2 V		-	13.0	-	-	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.0	2.7	4.7	1.0	6.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	1.0	2.2	4.5	1.0	6.0	ns
t <sub>en</sub> er	enable time	nOE to nAn, nBn; see Figure 8	[1]						
		V <sub>CC</sub> = 1.2 V		-	15.0	-	-	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.6	6.7	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	1.0	2.8	5.5	1.0	7.0	ns
t <sub>dis</sub>	disable time	nOE to nAn, nBn; see Figure 8	[1]						
		V <sub>CC</sub> = 1.2 V		-	11.0	-	-	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.4	6.6	1.5	8.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[2]	1.5	3.2	5.6	1.5	7.0	ns

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

		,							
Symbol	Parameter	Conditions		–40 °C to +85 °C			-40 °C to	Unit	
				Min	Тур	Max	Min	Max	
$C_{PD}$	power dissipation capacitance	per buffer; $V_I$ = GND to $V_{CC}$ ; $V_{CC}$ = 3.3 V	[3]	-	30	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

 $t_{\mbox{\scriptsize dis}}$  is the same as  $t_{\mbox{\scriptsize PLZ}}$  and  $t_{\mbox{\scriptsize PHZ}}.$ 

- [2] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 3.3 V.
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$ 

f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

#### 11. Waveforms



Measurement points are given in Table 8.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 7. The input (nAn, nBn) to output (nBn, nAn) propagation delays






Table 8. Measurement points

Fig 8.

3-state enable and disable times

Supply voltage	Input		Output				
V <sub>CC</sub>	VI	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
1.2 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{\text{CC}}$	$V_{OL} + 0.1 V$	V <sub>OH</sub> – 0.1 V		
2.7 V	2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V		
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$		





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = External voltage for measuring switching times.

Fig 9. Load circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V <sub>EXT</sub>			
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	C <sub>L</sub> R <sub>L</sub> t <sub>l</sub>		$t_{PLZ},t_{PZL}$	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC} \\$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	

[1] The circuit performs better when  $R_L = 1 \text{ k}\Omega$ ,

# 12. Package outline

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT370-1		MO-118				<del>99-12-27</del> 03-02-19


Fig 10. Package outline SOT370-1 (SSOP48)

74LVC\_LVCH16245A\_9 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT362-1		MO-153				<del>99-12-27</del> 03-02-19	
	VERSION	VERSION IEC	VERSION IEC JEDEC	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA PROJECTION	

Fig 11. Package outline SOT362-1 (TSSOP48)

74LVC\_LVCH16245A\_9

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.




Fig 12. Package outline SOT702-1 (VFBGA56)

74LVC\_LVCH16245A\_9




Fig 13. Package outline SOT1134-1 (HXQFN60U)

74LVC\_LVCH16245A\_9

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
CDM	Charged Device Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

	- )			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC_LVCH16245A_9	20100329	Product data sheet	-	74LVC_LVCH16245A_8
Modifications:		ABQ and 74LVCH16245 <i>F</i> (SOT1134-1) package.	ABQ changed from H	UQFN60U (SOT1025-1) to
74LVC_LVCH16245A_8	20081106	Product data sheet	-	74LVC_LVCH16245A_7
Modifications:		this data sheet has beer NXP Semiconductors.	redesigned to comp	ly with the new identity
	<ul> <li>Legal texts have</li> </ul>	ave been adapted to the r	new company name v	where appropriate.
	<ul> <li>Added type n</li> </ul>	umber 74LVC16245ABQ	and 74LVCH16245A	ABQ (HUQFN60U package)
74LVC_LVCH16245A_7	20031125	Product specification	-	74LVC_LVCH16245A_6
74LVC_LVCH16245A_6	20030130	Product specification	-	74LVC_LVCH16245A_5
74LVC_LVCH16245A_5	20021030	Product specification	-	74LVC_H16245A_4
74LVC_H16245A_4	19970925	Product specification	-	74LVC16245A_ 74LVCH16245A_3
74LVC16245A_ 74LVCH16245A_3	19970925	Product specification	-	74LVC16245A_2
74LVC16245A_2	19970801	Product specification	-	74LVC16245A_1
74LVC16245A_1	-	-	-	-

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

#### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC\_LVCH16245A\_9

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

#### **NXP Semiconductors**

# 74LVC16245A; 74LVCH16245A

16-bit bus transceiver with direction pin; 5 V tolerant; 3-state

#### 17. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 2
4	Functional diagram	. 2
5	Pinning information	. 4
5.1	Pinning	. 4
5.2	Pin description	. 6
6	Functional description	. 6
7	Limiting values	. 7
8	Recommended operating conditions	. 7
9	Static characteristics	. 8
10	Dynamic characteristics	. 9
11	Waveforms	10
12	Package outline	13
13	Abbreviations	17
14	Revision history	17
15	Legal information	18
15.1	Data sheet status	18
15.2	Definitions	
15.3	Disclaimers	
15.4	Trademarks	18
16	Contact information	19
17	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.