

250 MHz to 2400 MHz RF Variable Gain Amplifier

ADL5592

FEATURES

Output frequency range: 250 MHz to 2400 MHz Noise figure: 5.7 dB at 1960 MHz OIP3 at 1960 MHz: 29 dBm at PIN = 0 dBm per tone 2 digital attenuators, each with 31 dB range 1 dB attenuation step size Single SPI port Single supply: 4.5 V to 5.5 V 40-lead, 6 mm × 6 mm LFCSP package APPLICATIONS

GSM/EDGE and cellular communications systems

GENERAL DESCRIPTION

The ADL5592 is a digitally programmable variable gain amplifier (VGA) designed for use from 250 MHz to 2400 MHz. Two digitally programmable attenuators are cascaded with a high linearity fixed-gain amplifier. The device also includes a mixer, which can be used to mix the transmitted signal into an adjacent receive band for loopback testing. +85°C temperature range.

Single spin port

Single spin port

Single spin port and LEGS package

APPLICATIONS

SGM/EDGE and cellular communications systems

ADLS59

CENERAL DESCRIPTION

CENERAL DESCRIPTION

The AID 55392

The ADL5592 can be used in conjunction with a direct-to-RF modulator, such as ADL537x and ADL539x, in cellular communications systems such as GSM/EDGE.

The ADL5592 is available in a 6 mm \times 6 mm, 40-lead exposedpaddle LFCSP package. The device operates from the −40°C to

FUNCTIONAL BLOCK DIAGRAM

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

6/08-Revision 0: Initial Version

SPECIFICATIONS

Measured at $\rm V_{CC}$ = 5.0 V, $\rm T_A$ = 25°C, unless otherwise noted.

Table 1.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

***THE PADS FOR PIN 28 AND PIN 31 MUST REMAIN FREE OF TRACES TO AVOID STRAY CAPACITANCE.**

2. CONNECT EXPOSED PADDLE TO A LOW IMPEDANCE

GROUND PLANE.

Figure 2. Pin Configuration (Top View)

06662-002

Table 3. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_s = 5.0$ V, unless otherwise noted.

Figure 5. Return Loss vs. Frequency, RFIN, RFOUT, and LOOP OUT

Figure 6. Output Third-Order Intercept vs. Frequency Across Temperature, Maximum Gain, 0 dBm per Input Tones with 1 MHz Spacing

Figure 7. Output P1dB Compression vs. Frequency Across Temperature, Maximum Gain

Figure 9. Gain Step Error Across Temperature, Frequency = 492 MHz (Each Attenuator Is Swept Independently from 0 to 31)

Figure 10. Gain Step Error Across Temperature, Frequency = 925 MHz (Each Attenuator Is Swept Independently from 0 to 31)

Figure 11. Gain Step Error Across Temperature, Frequency = 1960 MHz (Each Attenuator Is Swept Independently from 0 to 31)

Figure 12. Absolute Gain Error Across Temperature, Frequency = 492 MHz (Each Attenuator Is Swept Independently from 0 to 31)

Figure 13. Absolute Gain Error Across Temperature, Frequency = 925 MHz (Each Attenuator Is Swept Independently from 0 to 31)

Figure 14. Absolute Gain Error Across Temperature, Frequency = 1960 MHz (Each Attenuator Is Swept Independently from 0 to 31)

THEORY OF OPERATION

[Figure 16](#page-10-1) shows a simplified schematic of the ADL5592.

INPUT SWITCH

The high performance single-pole, double throw (SPDT) GaAs pHEMT switch is connected to the RF input pin of the ADL5592 to switch the input signal between the VGA and the mixer. To diminish the impact of the switch on the performance of the VGA and the mixer, this SPDT switch exhibits low insertion loss and high isolation in the operating frequency range. The switch-state control signal is provided by a Si CMOS control circuit.

DIGITAL ATTENUATOR

The digital attenuator consists of five attenuation blocks—1 dB, 2 dB, 4 dB, 8 dB, and 16 dB—each separately controlled by a Si CMOS control circuit. Each attenuation block consists of field effect transistor (FET) switches and resistors that form either a pi- or a T- shaped attenuator. By controlling the states of the FET switches through the Si CMOS control lines, each attenuation block can be set to be in the pass state (0 dB) or the attenuation

state (n dB). The various combinations of the five blocks provide the attenuation states from 0 dB to 31 dB, in 1 dB increments.

SPI INTERFACE

The ADL5592 includes a SPI-compatible, 3-wire serial interface. The Si CMOS interface internally level-shifts the SPI signals, which are used to program a 10-bit shift register and to control the loading of a 10-bit parallel latch. The outputs of the latch are fed into drivers, which convert the logic-level outputs of the latches to signals appropriate for driving the attenuators.

FIXED-GAIN AMPLIFIER

The output of the input attenuator (ATTN 1) is connected to a fixed-gain amplifier that drives the output attenuator (ATTN 2). Because the passive attenuators are linear and contribute minimal noise, the fixed-gain amplifier is the major source of nonlinear distortion and noise. This results in a constant OIP3 and noise figure throughout the different attenuation stages. The fixed-gain amplifier provides 14 dB of gain and broadband, 50 $Ω$, singleended input and output impedances. 10 MHz to graduate the output of the particular and the signals appropriate for distinguishes in the original particular and the signal of the signal between the VGA and the mixer. To the signal between the VGA and the mi

LOOPBACK MIXER

The loopback mixer is a Si CMOS Gilbert-cell mixer designed to provide 10 MHz to 100 MHz of frequency translation from the RF input to the mixer output. The mixer has 50 Ω loads at the output for a broadband, single-ended output. The input is fed from the SPDT GaAs pHEMT switch. The overall mixer gain is typically −17 dB. The mixer LO input is designed to operate from

APPLICATIONS INFORMATION

BASIC CONNECTIONS

[Figure 17](#page-11-1) shows the basic connections for the ADL5592. A single power supply between 4.75 V and 5.25 V is applied to the VCC pins. All the VCC pins must be connected to the same potential. Each power supply pin should be decoupled using a 100 pF capacitor in addition to either a 0.1 μF or 10 μF capacitor. These capacitors should be located as close as possible to the device. One of the supply pins (Pin 21) also requires biasing of an open-collector using an RF choke (Coilcraft 0603CS). The value of the inductor is dictated by the frequency band of operation: 270 nH for the 450 MHz, 850 MHz, and 900 MHz bands and 33 nH for the 1800 MHz and 1900 MHz bands. The RFIN, RFOUT, and LOOP OUT pins have 50 Ω impedances and must be ac-coupled.

PROGRAMMING THE SPI PORT

Both attenuators are programmed with a single 10-bit word. Figure 18 shows the input and output attenuators, ATTN 1 and ATTN 2, respectively. Table 4 lists the 10-bit words corresponding to the various gain levels. The five least significant bits (LSBs) set the input attenuator, ATTN 1. The five most significant bits (MSBs) set the output attenuator, ATTN 2.

Figure 19 shows the timing diagram of the SPI port transmission. DATA is clocked on the rising edge of CLK. The data is latched and the attenuation is updated on the falling edge of LE (the latch described in Table 5.

Figure 19. Timing Diagram of SPI Port Transmission

Table 4. 10-Bit Gain Words for SPI Port

Table 5. Timing Requirements for the SPI Port

GSM/EDGE TRANSMIT APPLICATION

[Figure 20,](#page-13-1) [Figure 21](#page-13-2), and [Figure 22](#page-13-3) show effects of different input power levels on the spectral mask and EVM. The gain code is held constant at the minimum attenuation (corresponding to Code 0 for both attenuators).

At low output power levels, both the spectral mask and EVM remain flat. At higher output power levels, however, the spectral mask expands and the EVM increases.

At an output of 12 dBm at 925.5 MHz, the peak and rms EVM are 0.56% and 1.51%, respectively. The spectral mask offsets at 400 kHz, 600 kHz, and 1.2 MHz sit at −72.2 dBc, −84.8 dBc, and −88.01 dBc, respectively.

Note that the minimum attenuation setting results in the highest spectral mask and EVM values (excluding noise floor limitations). Increasing the input attenuation of ATTN 1 causes less power to be presented to the amplifier stage. Therefore, the levels of the spectral mask and EVM decrease as the input attenuation of ATTN 1 is increased. As the output attenuation of ATTN 2 is increased, the levels of the spectral mask and EVM remain flat.

SOLDERING INFORMATION

On the underside of the chip scale package, there is an exposed compressed paddle. This paddle is internally connected to the chip's ground. Solder the paddle to the low impedance ground plane on the printed circuit board to ensure specified electrical performance and to provide thermal relief. It is also recommended that the ground planes on all layers under the paddle be stitched together with vias to reduce thermal impedance.

Figure 22. EVM and Spectral Mask vs. Output Power, 1960 MHz EDGE Signal, 33 nH RF Choke, Minimum Attenuation

EVALUATION BOARD **CHARACTERIZATION SETUP**

The primary setup used to characterize the ADL5592 is shown in [Figure 23](#page-14-1). This setup was used to measure the frequency response, linearity, and output compression of the amplifier. A Rohde & Schwarz SMT 03 signal generator was used to drive the amplifier with a 4 dBm input. The output of the ADL5592 was connected to a Rohde & Schwarz FSIQ7 spectrum analyzer through an RF switch matrix unit. For the linearity measurement, two SMT 03 signal generators were used to generate the two-tone RF input signal. (The same SMT 03 is used for both amplifier

and mixer characterization.) The gain control data was generated by a Tektronix DG2020A data generator. The DG2020A generated all three of the SPI input signals: CLK, DATA, and LE. A separate SMT 03 was used to generate the mixer local oscillator signal (LO input signal) when the loopback mixer was enabled. An Agilent Visual Engineering Environment (VEE) program controlled the test instruments through the general-purpose interface bus (GPIB) interface.

SCHEMATIC AND LAYOUT

[Figure 24](#page-15-1) shows the schematic and [Figure 25](#page-16-0) and [Figure 26](#page-16-1) show the layout of the ADL5592 evaluation board. The board is powered by a single supply in the 4.75 V to 5.25 V range. Each power supply pin should be decoupled using a 100 pF capacitor in addition to either a 0.1 μF or 10 μF capacitor. [Table 6](#page-17-1) details the various configuration options of the evaluation board.

The RFIN, RFOUT, and LOOP OUT pins have 50 Ω impedances and must be ac-coupled. One of the supply pins (Pin 21) requires supply biasing using an RF choke (Coilcraft 0603CS). The value of the inductor is dictated by the frequency band of operation: 270 nH for the 450 MHz, 850 MHz, and 900 MHz bands and 33 nH for the 1800 MHz and 1900 MHz bands.

CONFIGURATION OPTIONS

Table 6. Evaluation Board Configuration Options

OUTLINE DIMENSIONS

Figure 27. 40-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 6 mm × 6 mm Body, Very Very Thin Quad (CP-40-2) Dimensions shown in millimeters

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

NOTES

©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06662-0-6/08(0)

OBSOLETE

www.analog.com

Rev. 0 | Page 20 of 20