

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module Part Number E35RG13248LW6M250-R

Overview:

- 3.5-inch TFT: 320x480 (55.5x84.96)
- 16/18- bit RGB
- 8/9/16/18-bit MCU
- 3-line/4-line Serial Interface
- White LED back-light

- Transmissive/ Normally White
- 4-wire Resistive Touch Panel
- 250 NITS
- Controller: ILI9488
- RoHS Compliant



Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit and back-light unit. The resolution of a 3.5" TFT-LCD contains 320x480 pixels and can display up to 65K/262K colors.

Features

Low Input Voltage: 3.3V (TYP)

Display Colors of TFT LCD: 65K/262K colors

TFT Interface: 8/9/16/18-bit MCU

3/4SPI+16/18-bit RGB


General Information Items	Specification Main Panel	Unit	Note
Display area (AA)	48.96(H) *73.44(V) (3.5 inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K	colors	-
Number of pixels	320(RGB)*480	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.153 (H) x 0.153 (V)	mm	-
Viewing angle	6:00	o'clock	-
TFT Controller IC	ILI9488	-	-
Display mode	Transmissive/Normally White	-	-
Operating temperature	-20∼+70	°C	-
Storage temperature	-30∼+80	°C	-

Mechanical Information


Item		Min	Тур.	Max	Unit	Note
	Horizontal(H)		55.50		mm	-
Module size	Vertical(V)		84.96		mm	-
11104412 3120	Depth(D)		3.65		mm	-
Weight			TBD		g	-



1. Block Diagram



2. Outline Dimensions



4 www.FocusLCDs.com



3. Input Terminal Pin Assignment Recommended TFT Connector: FH12S-50S-0.5SH(55)

Recommended TFT Connector: FH12S-50S-0.5SH(55) | Recommended RTP Connector: FH33-4S-1SH(10)

NO.	Symbol	Description	1/0
1	GND	Ground	Р
2	LEDA	Anode pin of blacklight	P
3	LEDK1	Cathode pin of backlight	P
4	LEDK1	Cathode pin of backlight	P
5	LEDK3	Cathode pin of backlight	P
6	LEDK4	Cathode pin of backlight	P
7	LEDK5	Cathode pin of backlight	P
8	LEDK6	Cathode pin of backlight	Р
9	GND	Ground	Р
10	GND	Ground	Р
11	VCC	Supply voltage (3.3V)	Р
12	VCC	Supply voltage (3.3V)	Р
13	RESET	Reset of the device, must be applied to properly initialize the chip	1
14	CSX	Chip select input pin ("low" enable). Fix this pin to VCI or GND when not used.	1
17	CSA	This pin is used to select "Data or Command" in the parallel interface. When	+ '-
		D/CX = $'1'$, data is selected. When D/CX = $'0'$, command is selected. This pin is	
15	RS	used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface.	1
		Fix this pin at VCI or GND when not in use.	
	WRX(SPI-	The data is applied on the rising edge of the SCL signal. If not used, Second Data	
16	SCL)	lane in 2 data lane serial interface. Fix this pin at VCI or GND when not in use.	l
47	-	The data is applied on the rising edge of the SCL signal. If not used, Second Data	
17	RDX	lane in 2 data lane serial interface. Fix this pin at VCI or GND when not used.	I
18	SPI-SDA	Data lane in 1 data lane serial interface. The data is latched on the rising edge of	1
10	3F1-3DA	the SCL signal.	1
19	SDO	SPI interface output pin. The data is output on the falling edge of the SCL signal. If	
15	300	not used, let this pin open.	'
20-37	DB0-DB17	18-bit parallel bi-directional data bus for MCU system and RGB interface mode.	1/0
		Fix to GND level when not in use	., 0
38	DE	Data enable signal for RGB interface operation	1
39	PCLK	Dot clock signal for RGB interface operation. Fix to VCI or GND when not in use.	ı
40	HSYNC	Line synchronizing signal for RGB interface operation. Fix this pin at VCI or GND	1
		when not in use.	
41	VSYNC	Frame synchronizing signal for RGB interface operation. Fix this pin at VCI or GND	1
42	11/12	when not in use. MPU Parallel interface bus and serial interface select. If use RGB Interface must	1
42	IM2 IM1	select serial interface. Fix this pin at VCI and GND.	1
44	IM0	select serial interface. Fix this pin at ver and GND.	
45	GND	Ground	P
46	YU(NC)	Touch panel top film terminal	_
47	XL(NC)	Touch panel left glass terminal	A/D A/D
48	YD(NC)	Touch panel bottom film terminal	A/D
49	XR(NC)	Touch panel right glass terminal	A/D
50	GND	Ground	P
JU	טווט	Ground	Г



4. LCD Optical Characteristics

4.1 Optical Specifications

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast Ra	atio	CR	Θ=0	-	500			(2)
Response time	Rising+ Falling	TR+TF Normal viewing angle			20	40	msec	(4)
Color gam	nut	S (%)		57	60		%	(5)
	White	Wx		0.292	0.307	0.322		
		W _Y		0.312	0.327	0.342		
	Red	R _X		0.609	0.624	0.639		
Color Filter	er	R _Y		0.316	0.331	0.346		(5)
Chromaticity		G _X		0.281	0.296	0.311		(=)
	Green	G _Y		0.562	0.577	0.592		
	Blue	B _X		0.128	0.143	0.158		
	Бійе	B _Y		0.094	0.109	0.124		
	Hor.	ΘL		-	70			
Minusian anala	Hor.	ΘR		-	70			
Viewing angle		Θυ	CR>10	-	60			(1)(6)
	Ver.	ΘD		-	70			(1)(6)
Cross talk	Ct			-	-	2	%	
Transmittance	Trans			-	5.5	-	%	(3)

4.2 Measuring Conditions


Measuring surrounding: dark room Ambient temperature: 25 ± 2 °C


15min. warm-up time



Optical Specification Reference Notes:

(1) Definition of Viewing Angle: The viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3,9 o'clock direction and the vertical or 6,12 o'clock direction with respect to the optical axis which is normal to the LCD surface.








(2) Definition of Contrast Ratio (Cr): measured at the center point of panel. The contrast ratio (Cr) measured on a module, is the ratio between the luminance (Lw) in a full white area (R=G=B=1) and the luminance (Ld) in a dark area (R=G=B=0).

$$Cr = \frac{Lw}{Ld}$$

(3) Definition of transmittance (T%): The transmittance of the panel including the polarizers is measured with electrical driving.




The transmittance is defined as:

$$Tr = \frac{It}{Io} \times 100\%$$

Io = the brightness of the light source.

It = the brightness after panel transmission

(4) Definition of Response Time (Tr, Tf): The rise time 'Tr' is defined as the time for luminance to change from 90% to 10% as a result of a change of the electrical condition. The fall time 'Tf' is defined as the time for luminance to change from 10% to 90% as a result of a change of the electrical condition.





(5) Definition of Color Gamut: Measuring machine CFT-01. NTSC's Primaries: R(x,y,Y),G(x,y,Y), B(x,y,Y). FPM520 of Westar Display Technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.





Fig. 1931 CIE chromacity diagram

Color gamut: $S = \frac{\text{Area of RGB triangle}}{\text{Area of NTSC triangle}} \times 100\%$


(6) Definition of Optical Measurement Setup:






(6) Optical Measurement Setup Continued:

The LCD module should be stabilized at a given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 20 minutes.



Horizontal Dimension





5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min	Max	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Interface Operation Voltage	VDDIO	-0.3	4.6	V
Operating temperature	ТОР	-20	+70	°C
Storage temperature	TST	-30	+80	°C

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.4	3.3	4.2	V	
Interface Operation Voltage	VDDIO	1.65	3.3	4.2	V	
Normal Mode Current Consumption	IDD		8	-	mA	
Level input voltage	VIH	0.7 VDDIO		VDDIO	V	
Level input voitage	VIL	GND		0.3 VDDIO	V	
Level output voltage	VOH	0.8 VDDIO		VDDIO	V	
Level output voltage	VOL	GND		0.2 VDDIO	V	



5.3 LED Backlight Characteristics


Item	Symbol	Min	Тур.	Max	Unit	Note
Forward Current	IF	80	90	1	mA	
Forward Voltage	VF		3.2		V	
LCM Luminance	LV	230			cd/m2	Note 3
LED lifetime	Hr	50000			hour	Note1 & 2
Uniformity	AVg	80			%	Note 3

The back-light system is edge-lighting type with 6 chips White LED

Note 1: LED lifetime (Hr) can be defined as the time in which it continues to operate under the condition:


Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED lifetime" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=90mA. The LED lifetime could be decreased if operating IL is larger than 90mA. The constant current driving method is suggested.



Backlight LED Circuit

Note 3: Luminance Uniformity of these 9 points is defined as below:





6. AC Characteristic






Figure 6.1: Parallel RGB Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description
HSYNC/	T _{SYNCS}	VSYNC, HSYNC setup time	15		nc	
VSYNC	T _{SYNCH}	VSYNC, HSYNC hold time	15	1	ns	
	T_{ENS}	Enable Setup Time	15	1	ns	
DE	T_{ENH}	Enable Hold Time	15	1	ns	16/18/24-bit
	PWDH	DOTCLK High-level Pulse Width	20	ı	ns	bus RGB
	PWDL	DOTCLK Low-level Pulse Width	20	1	ns	
DOTCLK	T_{CYCD}	DOTCLK Cycle Time	50	-	ns	interface
	T_{RGHR} , T_{RGHF}	DOTCLK, HSYNC, VSYNC Rise/Fall Time	-	15	ns	mode
	T_{PDS}	Data Setup Time	15	-	ns	
D[23:0]	T_{PDH}	Data Hold Time	15	-	ns	

Table 6.1: 8/16 Bits RGB Interface Timing Characteristics







Parameters	Symbols	Min	Тур.	Max	Units
PCLK cycle	PCLKcyc	100	80	66.6	Ns
Horiontal synchronization	Hsync	3	3	-	PCLK
Horizontal back porch	НВР	3	3	-	PCLK
Horizontal address	HAdr	-	320	-	PCLK
Horizontal front porch	HFP	3	3	-	PCLK
Vertical synchronization	Vsync	2	2	-	Line
Vertical back porch	VBP	2	2	-	Line
Vertical address	Vadr	-	480	-	Line
Vertical front porch	VFP	2	2	-	Line
Vertical frequency(*)		50	60	80	Hz
Horizontal frequency(*)		-	33	-	kHz
PCLK frequency(*)		10	12.5	15	MHz

Table 6.2: Parallel RGB Vertical and Horizontal Timing Characteristics

Notes:

- (1) Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr +VFP.
- (2) Horizontal period (one line) shall be equal to the sum Hsync + HBP +HAdr + HFP.
- (3) Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pizels are transferred between the host processor and the display module.



6.2 Display Parallel 8/16-bit Interface Timing Characteristics (8080 system)





Figure 6.2: 8/16-bit Interface Parallel Interface Timing Diagram (8080 System)

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T _{AST}	Address setup time	0	-	ns	
Б/СК	T _{AHT}	Address hold time (Write/Read)	0	-	ns	
	T_CHW	Chip select "H" pulse width	0	-	ns	
	T _{CS}	Chip select setup time (Write)	15	-	ns	
CSX	T_RCS	Chip select setup time (Read ID)	45	-	ns	
COA	T_{RCSFM}	Chip select setup time (Read FM)	355	-	ns	
	T_{CSF}	Chip select wait time (Write/Read)	0	-	ns	
	T_{CSH}	Chip select hold time	0	-	ns	
	T_WC	Write cycle	40	-	ns	
WRX	T_{WRH}	Control pulse "H" duration	15	-	ns	
	T_{WRL}	Control pulse "L" duration	15		ns	
	T_RC	Read cycle (ID)	160	-	ns	When read ID
RDX (ID)	T_RDH	Control pulse "H" duration (ID)	90	-	ns	data
	T_{RDL}	Control pulse "L" duration	45	-	ns	uata
	T_{RCFM}	Read cycle (FM)	450	-	ns	
RDX (FM)	T_{RDHFM}	Control pulse "H" duration (FM)	90	-	ns	When read from
(T_{RDLFM}	Control pulse "L" duration (FM)	355	-	ns	frame memory
D[23:0],	T _{DST}	Write data setup time	10	-	ns	
D[17:0],	T _{DHT}	Write data hold time	10	-	ns	For max CL=30pF
D[15:0],	T_RAT	Read access time (ID)	-	40	ns	
D[8:0],	T _{RATFM}	Read access time (FM)	-	340	ns	For min CL=8pF
D[7:0]	T_{ROD}	Output disable time	20	80	ns	

Table 6.3: 8080 System Parallel Interface Characteristics




CSX timings:




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.

Write to read or read to write timings:



Note: Ta = -30 to 70 C, IOVCC = 1.65V to 2.8V, VCI = 2.5V to 3.3V, GND = 0V.





6.3 Display Serial Interface Characteristics (3-line SPI system)




Figure 6.3: 3-line Serial Interface Timing Diagram

VDDI = 1.64 to 3.3V, VDD = 2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 C^o

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CS}	SCL-CSX	15		ns	
	T _{CSH}	Chip select hold time (write)	65		ns	
CSX	T _{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_CHW	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (write)	150		ns	
	T _{SHW}	SCL "H" pulse width (write)	15		ns	
SCL	T_SLW	SCL "L" width (write)	15		ns	
SCL	T _{SCYCR}	Serial clock cycle (read)	150		ns	
	T_{SHR}	SCL "H" pulse width (read)	60		ns	
	T_{SLR}	SCL "L" pulse width (read)	60		ns	
SDA/SDI	T_{SDS}	Data setup time (write)	10		ns	
(Input)	T_{SDH}	Data hold time (Write)	10			
SDA/SDO	T _{ACC}	Access time (read)	10	50	ns	For max CL=30pF
(Output)	T _{OH}	Output disable time (read)	15	50	ns	For min CL=8pF

Table 6.4: 3-line Serial Timing Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals



6.4 Display Serial Interface Characteristics (4-line SPI serial)




Figure 6.4: 4-line SPI Serial Interface Timing Diagram

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{CSS}	Chip select setup time (write)	15		ns	
CSX	T _{CSH}	Chip select hold time (read)	15		ns	
	T_{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (write)	50		ns	write command
	T _{SHW}	SCL "H" pulse width (write)	10		ns	write command & data ram
SCI	T _{SLW}	SCL "L" width (write)	10		ns	& data faili
SCL	T _{SCYCR}	Serial clock cycle (read)	150		ns	d
	T _{SHR}	SCL "H" pulse width (read)	60		ns	read command
	T_{SLR}	SCL "L" pulse width (read)	60		ns	& data ram
D/CX	T _{DCS}	D/CX setup time	10		ns	
D/CX	T _{DCH}	D/CX hold time	10		ns	
CDA (DINI)	T_{SDS}	Data setup time	10		ns	
SDA (DIN)	T_{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time (read)	10	50	ns	For max CL=30pF
	T _{OH}	Output disable time	15	50	ns	For min CL=8pF

Table 6.5: 4-line Serial Interface Timing Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.



6.5 Reset Timing




Figure 6.5: Reset Timing Diagram


Related Pins	Symbol	Parameter	Min	Max	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1,5)	ms
				120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not because irregular system reset according to the table below:

RESX Pulse	Action	
Shorter than 5us	Reset Rejected	
Longer than 9us	Reset	
Between 5us and 9 us	Reset starts	

- 3. During the resetting period, the display will be blanked (the display is entering blanking sequence, which maximum time is 120ms, when reset starts in Sleep Out mode. The display remains the blank state in Sleep in mode) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.



7. Cautions and Handling Precautions

7.1 Handling and Operating the Module

- 1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8. Protect the module from static; it may cause damage to the CMOS ICs.
- 9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10. Do not disassemble the module.
- 11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12. Pins of I/F connector shall not be touched directly with bare hands.
- 13. Do not connect, disconnect the module in the "Power ON" condition.
- 14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence

7.2 Storage and Transportation.

- 1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2. Do not store the TFT-LCD module in direct sunlight.
- 3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.