

| $R_{	ext{	heta}JC}$ | Thermal Resistance, Junction to Case | (Note 1) | 25 | °C/W | |
|---------------------|---|-----------|-----|------|--|
| $R_{	hetaJA}$ | Thermal Resistance, Junction to Ambient | (Note 1a) | 50 | | |
| R_{\thetaJA} | Thermal Resistance, Junction to Ambient | (Note 1b) | 125 | | |

Package Marking and Ordering Information

| Device Marking | Device | Reel Size | Tape Width | Quantity |
|----------------|---------|-----------|------------|------------|
| FDS2672 | FDS2672 | 13" | 12mm | 2500 units |

1


FDS2672 Rev. B

FDS2672 N-Channel UltraFET Trench[®] MOSFET

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units | |
|---|--|--|-----|---------------------------|----------------|----------------------|--|
| Off Chara | acteristics | | | | | | |
| BV _{DSS} | Drain to Source Breakdown Voltage | I _D = 250μA, V _{GS} = 0V | 200 | | | V | |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_D = 250 \mu A$, referenced to $25^{\circ}C$ | | 206 | | mV/°C | |
| 1 | Zana Oata Maltana Duain Originat | V _{DS} = 160V, V _{GS} =0V | | | 1 | μA | |
| IDSS | Zero Gate Voltage Drain Current | V _{DS} = 160V, V _{GS} =0V T _J = 55°C | | | 10 | μA | |
| I _{GSS} | Gate to Source Leakage Current | V _{GS} = ±20V | | | ±100 | nA | |
| On Chara | acteristics (Note 2) | | | | | | |
| V _{GS(th)} | Gate to Source Threshold Voltage | $V_{GS} = V_{DS}, I_D = 250 \mu A$ | 2 | 2.9 | 4 | V | |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage Temperature Coefficient | $I_D = 250 \mu A$, referenced to $25^{\circ}C$ | | -11 | | mV/°C | |
| | Drain to Source On Resistance | V _{GS} = 10V, I _D = 3.9A | | 59 | 70 | | |
| r _{DS(on)} | | V _{GS} = 6V, I _D = 3.5A | | 63 | 80 | mΩ | |
| . , | | V _{GS} = 10V, I _D = 3.9A, T _J = 125°C | | 124 | 148 | 1 | |
| 9 _{FS} | Forward Transcondductance | V _{DS} = 10V,I _D = 3.9A | | 15 | | S | |
| Dynamic | Characteristics | | | | | | |
| C _{iss} | Input Capacitance | V 400V/V 0V/ | | 1905 | 2535 | pF | |
| C _{oss} | Output Capacitance | V _{DS} = 100V, V _{GS} = 0V, f = 1MHz | | 100 | 135 | pF | |
| C _{rss} | Reverse Transfer Capacitance | | | 30 | 45 | pF | |
| R _g | Gate Resistance | f = 1MHz | | 0.7 | | Ω | |
| | g Characteristics | | | | | | |
| Switching | | | | 22 | 35 | ns | |
| | Turn-On Delay Time | | | | | ns | |
| t _{d(on)} | - | $V_{DD} = 100V, I_D = 3.9A$ | | 10 | 20 | | |
| t _{d(on)} t _r | Turn-On Delay Time | V_{DD} = 100V, I _D = 3.9A V_{GS} = 10V, R _{GEN} = 6Ω | | 10 35 | 20 56 | ns | |
| t _{d(on)} t _r t _{d(off)} | Turn-On Delay Time Rise Time | | | | | ns ns | |
| t _{d(on)} t _r t _{d(off)} t _f | Turn-On Delay Time Rise Time Turn-Off Delay Time | | | 35 | 56 | | |
| t _{d(on)} t <u>r</u> t _{d(off)} t _f Q _{g(TOT)} | Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time | | | 35 10 | 56 20 | ns | |
| t _{d(on)} t _r t _{d(off)} t _f Q _{g(TOT)} Q _{gs} | Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V | V_{GS} = 10V, R_{GEN} = 6 Ω | | 35 10 33 | 56 20 | ns nC | |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ t_d(off) \\ t_f \\ Q_{g(TOT)} \\ Q_{gs} \\ Q_{gd} \end{array}$ | Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V Gate to Source Gate Charge Gate to Drain "Miller"Charge | V_{GS} = 10V, R_{GEN} = 6 Ω | | 35 10 33 11 | 56 20 | ns nC nC | |
| $t_{d(on)}$ t_r $t_{d(off)}$ t_f $Q_{g(TOT)}$ Q_{gs} Q_{gd} Drain-Sou | Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V Gate to Source Gate Charge Gate to Drain "Miller"Charge urce Diode Characteristics | $V_{GS} = 10V, R_{GEN} = 6\Omega$ V _{DD} =100V I _D = 3.9A | | 35 10 33 11 7 | 56 20 46 | ns nC nC nC | |
| $\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_{g(TOT)} \\ Q_{gs} \\ Q_{gd} \end{array}$ | Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V Gate to Source Gate Charge Gate to Drain "Miller"Charge | V_{GS} = 10V, R_{GEN} = 6 Ω | | 35 10 33 11 | 56 20 | ns nC nC | |

Notes:

1: $R_{0,IA}$ is the sum of the junction-to-case and case-to- ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{0,IC}$ is guaranteed by design while $R_{0,CA}$ is determined by the user's board design.









b) 125°C/W when mounted on a minimum pad .


FDS2672 Rev. B



FDS2672 Rev. B



FDS2672 Rev. B



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ FACT Quiet Series™ ActiveArray™ GlobalOptoisolator™ GTO™ Bottomless™ Build it Now™ HiSeC™ CoolFET™ I²C[™] i-Lo™ CROSSVOLT™ DOME™ ImpliedDisconnect™ EcoSPARK™ IntelliMAX™ E²CMOS™ ISOPLANAR™ EnSigna™ LittleFET™ MICROCOUPLER™ FACT™ $\mathsf{FAST}^{\mathbb{R}}$ MicroFET™ FASTr™ MicroPak™ FPS™ MICROWIRE™ FRFET™ MSX™ MSXPro™ Across the board. Around the world.™

OCX™ OCXPro™ OPTOLOGIC[®] **OPTOPLANAR™** PACMAN™ POP™ Power247™ PowerEdae™ Power Power QFET QS™ QT Op Quiet Rapid Rapid SerD Scalar

SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

UniFET™ UltraFET® VCX™ Wire™

| Luye | |
|----------------------|------------------------|
| rSaver™ | SyncFET™ |
| rTrench [®] | TCM™ |
| -® | TinyBoost™ |
| | TinyBuck™ |
| ptoelectronics™ | TinyPWM™ |
| Series™ | TinyPower™ |
| lConfigure™ | TinyLogic [®] |
| lConnect™ | TINYOPTO™ |
| Des™ | TruTranslation™ |
| rPump™ | UHC™ |
| | |
| | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

The Power Franchise[®]

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| Datasheet Identification | Product Status | Definition | | |
|--------------------------|------------------------|--|--|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. | | |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | | |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | | |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. | | |

PRODUCT STATUS DEFINITIONS