FAIRCHILD

SEMICONDUCTOR

August 1986 Revised March 2000

DM74LS240 • DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

General Description

These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/ drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to $133\Omega.$

Features


- 3-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins
- Typical I_{OL} (sink current) 24 mA
- Typical I_{OH} (source current)
 –15 mA
- Typical propagation delay times
 Inverting 10.5 ns
 Noninverting 12 ns
- Typical enable/disable time 18 ns
- Typical power dissipation (enabled)
 Inverting 130 mW
 Noninverting 135 mW


Ordering Code:

Order Number	Package Number	Package Description		
DM74LS240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
DM74LS240SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
DM74LS240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		
DM74LS241WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
DM74LS241N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams





© 2000 Fairchild Semiconductor Corporation DS006411

Function Tables

	DM74LS240	
Inp	Output	
G	Α	Y
L	L	Н
L	Н	L
н	Х	Z

DM74LS241					
	Inputs			Out	puts
G	G	1A	2A	1Y	2Y
Х	L	L	Х	L	
Х	L	Н	Х	Н	
Х	н	Х	Х	Z	
н	х	Х	L		L
н	х	Х	Н		н
L	Х	Х	х		Z

L = LOW Logic Level H = HIGH Logic Level X = Either LOW or HIGH Logic Level Z = High Impedance

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Parameter

Symbol

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Max

Nom

Units

DM74LS240 • DM74LS241


-,							
V _{CC}	Supply Voltage		4.75	5	5.25	;	V
VIH	HIGH Level Input Volta	ge	2				V
VIL	LOW Level Input Voltage	ge			0.8		V
I _{OH}	HIGH Level Output Cu	rrent			-15		mA
I _{OL}	LOW Level Output Cur	rent			24		mA
T _A	Free Air Operating Ten	nperature	0		70		°C
	rical Characteristic	ure range (unless otherv	vise noted)	Min	Тур	Max	Units
					(Note 2)		
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12$	8 mA			-1.5	V
HYS	Hysteresis (V _{T+} – V _T) Data Inputs Only	$V_{CC} = Min$		0.2	0.4		V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, V_{IH} = I$ $V_{IL} = Max, I_{OH} = -$		2.7			
		00 111	$V_{CC} = Min, V_{IH} = Min$ $V_{IL} = Max, I_{OH} = -3 mA$		3.4		V
		$V_{CC} = Min, V_{IH} = I$ $V_{IL} = 0.5V, I_{OH} = N$		2			
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min$	I _{OL} = 12 mA			0.4	
		V _{IL} = Max V _{IH} = Min	I _{OL} = Max			0.5	V
I _{OZH}	Off-State Output Current, HIGH Level Voltage Applied	V _{CC} = Max V _{IL} = Max	V _O = 2.7V			20	μA
I _{OZL}	Off-State Output Current, LOW Level Voltage Applied	V _{IH} = Min	$V_{O} = 0.4V$			-20	μA
I	Input Current at Maximum Input Voltage	V _{CC} = Max V _I = 7V				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2$.7V			20	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0$.4V			-0.2	mA
l _{OS}	Short Circuit Output Current	V _{CC} = Max (Note	3)	-40		-225	mA
I _{CC}	Supply Current	V _{CC} = Max,	Outputs HIGH		13	23	
		Outputs OPEN	Outputs LOW		26	44	
			54,54,5 2011		27	46	mA
			Outputs Disabled		29	50	
		32 54	1				


Min

Note 2: All typicals are at V_{CC} = 5V, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Symbol	Parameter		Conditions	Max	Unit
t _{PLH}	Propagation Delay Time	C _L = 45 pF	DM74LS240	14	
	LOW-to-HIGH Level Output	$R_L = 667\Omega$	DM74LS241	18	ns
t _{PHL}	Propagation Delay Time	C _L = 45 pF	DM74LS240	18	ns
	HIGH-to-LOW Level Output	$R_L = 667\Omega$	DM74LS241	18	
t _{PZL}	Output Enable Time	C _L = 45 pF	DM74LS240	30	ns
	to LOW Level	$R_L = 667\Omega$	DM74LS241	30	
t _{PZH}	Output Enable Time	C _L = 45 pF	DM74LS240	23	ns
	to HIGH Level	$R_L = 667\Omega$	DM74LS241	23	
t _{PLZ}	Output Disable Time	$C_L = 5 pF$	DM74LS240	25	ns
	from LOW Level	$R_L = 667\Omega$	DM74LS241	25	
t _{PHZ}	Output Disable Time	C _L = 5 pF	DM74LS240	18	ns
	from HIGH Level	$R_L = 667\Omega$	DM74LS241	18	
t _{PLH}	Propagation Delay Time	C _L = 150 pF	DM74LS240	18	ns
	LOW-to-HIGH Level Output	$R_L = 667\Omega$	DM74LS241	21	
t _{PHL}	Propagation Delay Time	C _L = 150 pF	DM74LS240	22	ns
	HIGH-to-LOW Level Output	$R_L = 667\Omega$	DM74LS241	22	
t _{PZL}	Output Enable Time	C _L = 150 pF	DM74LS240	33	ns
	to LOW Level	$R_L = 667\Omega$	DM74LS241	33	- 115
t _{PZH}	Output Enable Time	C _L = 150 pF	DM74LS240	26	ns
	to HIGH Level	$R_L = 667\Omega$	DM74LS241	26	- 115





www.fairchildsemi.com

6



DM74LS240 • DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver