Power MOSFET 30 V, 55 A, Single N–Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Three Package Variations for Design Flexibility
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC-DC Converters
- Recommended for High Side (Control)

MAXIMUM RATINGS (T_J = 25° C unless otherwise stated)

Para	Symbol	Value	Unit		
Drain-to-Source Vo	V _{DSS}	30	V		
Gate-to-Source Vol	tage		V _{GS}	±20	V
Continuous Drain Current R _{θJA} (Note 1)	_	$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	lo	11.1 8.0	A
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	PD	1.68	W
Continuous Drain Current R _{θJA} (Note 2)	Steady	$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	ID	8.9 6.4	A
Power Dissipation $R_{\theta JA}$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	1.07	W
Continuous Drain Current R _{0JC} (Note 1)		$T_{C} = 25^{\circ}C$ $T_{C} = 85^{\circ}C$	Ι _D	55 40	A
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	PD	35.71	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	IDM	137	A
Current Limited by P	ackage	T _A = 25°C	1 _{DmaxPkg}	45	Α
Operating Junction a Temperature	T _J , T _{STG}	–55 to +175	°C		
Source Current (Boo	۱ _S	29.7	А		
Drain to Source dV/c	dV/dt	6	V/ns		
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy } (T_J = 25^\circ C, V_{DD} = 50 \ V, V_{GS} = 10 \ V, \\ I_L = 32 \ A_{pk}, \ L = 0.1 \ mH, \ R_G = 25 \ \Omega) \end{array} $			EAS	51.2	mJ
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	8.0 mΩ @ 10 V	55 A
00 V	12.7 mΩ @ 4.5 V	55 A



Ó S N-CHANNEL MOSFET







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	3	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	74.5	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	116.5	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 µA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J			25		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$ \begin{array}{c} V_{GS} = 0 \ V, \\ V_{DS} = 24 \ V \\ \end{array} \begin{array}{c} T_{J} = 25^{\circ}C \\ T_{J} = 125^{\circ}C \end{array} \end{array} $			1.0 10	μA
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)				20.		

Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	250 μΑ	1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J		Jr.	<i>21n</i> ,	5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A	*	6.1	8.0	mΩ
		G	l _D = 15 A		6.1		
		V _{GS} = 4.5 V	I _D = 30 A		10	12.7	mΩ
			l _D = 15 A		10		
Forward Transconductance	9 _{FS}	V_{DS} = 1.5 V, I _D	= 15 A		48		S

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C _{ISS}		1300	
Output Capacitance	C _{OSS}	V_{GS} = 0 V, f = 1.0 MHz, V_{DS} = 15 V	342	pF
Reverse Transfer Capacitance	C _{RSS}		169	
Total Gate Charge	Q _{G(TOT)}		11	
Threshold Gate Charge	Q _{G(TH)}		1.2	nC
Gate-to-Source Charge	Q _{GS}	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 30 A	4.0	nc
Gate-to-Drain Charge	Q _{GD}		4.7	
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 10 V, V_{DS} = 15 V, I_{D} = 30 A	22	nC

SWITCHING CHARACTERISTICS (Note 4)

Turn–On Delay Time	t _{d(ON)}		12	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,	20	20
Turn-Off Delay Time	t _{d(OFF)}	I_D = 15 A, R_G = 3.0 Ω	15	ns
Fall Time	t _f		4.0	

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.
Assume terminal length of 110 mils.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (No	te 4)	•					
Turn-On Delay Time	t _{d(ON)}				7.0		
Rise Time	t _r	V _{GS} = 11.5 V, V	_{DS} = 15 V,		17		
Turn-Off Delay Time	t _{d(OFF)}	V _{GS} = 11.5 V, V I _D = 15 A, R _G	= 3.0 Ω		22		ns
Fall Time	t _f				3.0		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, \\ I_{S} = 30 A \\ T_{J} = 125^{\circ}C \\ T_{J} = 125^{\circ}C$			0.9	1.2	N
					0.76		V
Reverse Recovery Time	t _{RR}				13.0		
Charge Time	t _a	V _{GS} = 0 V, dIS/dt	= 100 A/μs,		7.0		ns
Discharge Time	t _b	V_{GS} = 0 V, dIS/dt = 100 A/µs, I _S = 30 A			6.0		
Reverse Recovery Charge	Q _{RR}				4.0		nC
PACKAGE PARASITIC VALUES					~		
Source Inductance (Note 5)	L _S				2.49		nH
Drain Inductance, DPAK	L _D			6	0.0164		
Drain Inductance, IPAK (Note 5)	L _D	T _A = 25°C			1.88		
Gate Inductance (Note 5)	L _G				3.46		
Gate Resistance	R _G				1.0		Ω

3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%


Switching characteristics are independent of operating junction temperatures.
Assume terminal length of 110 mils.

ORDERING INFORMATION


ſ	Device	Package	Shipping [†]
NTD4960NT4G		DPAK (Pb-Free)	2500 / Tape & Reel
NTD4960N-1G		IPAK (Pb-Free)	75 Units / Rail
NTD4960N-35G		IPAK Trimmed Lead (Pb-Free)	75 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES



PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA-01 ISSUE B




details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



ISSUE O



ON Semiconductor and images are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applications by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in the BSCILLC product sere not designed, intended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative