TOSHIBA CDMOS Integrated Circuit Silicon Monolithic


## TC62D776CFNAG

#### 16-Channel Constant-Current LED Driver of the 3.3-V and 5-V Power Supply

The TC62D776CFNAG is a constant-current driver for LED and LED display lighting applications. The output current from each of the 16 outputs is programmable via a single external resistor. The TC62D776CFNAG contains a 16-channel shift register, a 16-channel latch, a 16-channel AND gate and a 16-channel constant-current output. Fabricated with a CMOS process, the TC62D776CFNAG allows P-SSOP24-0409-0.64-001 high-speed data transfer. Weight : 0.14g (typ.) It operates with a 3.3- or 5-V power supply. Features : VDD = 3.0 to 5.5 V Supply voltage 16-output built-in • Output current setup range : IOUT = 1.5 to 90 mA Constant current output accuracy (@ REXT = 1.2 kΩ, VOUT = 1.0 V, VDD = 3.3 V, 5.0 V) : S rank; between outputs ± 1.5 % (max) S rank; between devices ± 1.5 % (max) : N rank; between outputs ± 2.5 % (max) : N rank; between devices ± 2.5 % (max) Output voltage : VOUT = 17 V (max) • I/O interface : CMOS interfaces (Schmitt trigger input) • Data transfer frequency : fSCK = 25 MHz (max) • Operation temperature range : Topr = -40 to 85 °C 8-bit (256 steps) current correction function/built-in. 1 bit (HC) by the MSB side: Selects the output current range. 7 bit by the LSB side: Output current is adjusted at 128 steps in the range of 11% to 45%. (In the case of HC=1) Output current is adjusted at 128 steps in the range of 50% to 200%. (In the case of HC=0) Thermal shutdown function (TSD) built-in. Output error detection function built-in. Auto-output error detection and manual-output error detection using commands Output open detection function (OOD) and output short detection function (OSD) built-in. • Power-on-reset function built-in. (When the power supply is turned on, internal data is reset) • Stand-by function built-in. (IDD =  $1\mu A$  at standby mode) • Output delay function built-in. (Output switching noise is reduced) : P-SSOP24-0409-0.64-001 Package For detailed part naming conventions, contact your local Toshiba sales representative or distributor.



## **Block Diagram**




## **Terminal Description**


| Pin No. | Pin Name | Function  |
|---------|----------|---|
| 1       | GND      | GND terminal  |
| 2       | SIN      | Serial data input terminal  |
| 3       | SCK      | Serial data transfer clock input terminal   |
| 4       | TRANS    | Data transfer command input terminal  |
| 5       | OUT0     | Constant-current output terminal  |
| 6       | OUT1     | Constant-current output terminal  |
| 7       | OUT2     | Constant-current output terminal  |
| 8       | OUT3     | Constant-current output terminal  |
| 9       | OUT4     | Constant-current output terminal  |
| 10      | OUT5     | Constant-current output terminal  |
| 11      | OUT6     | Constant-current output terminal  |
| 12      | OUT7     | Constant-current output terminal  |
| 13      | OUT8     | Constant-current output terminal  |
| 14      | OUT9     | Constant-current output terminal  |
| 15      | OUT10    | Constant-current output terminal  |
| 16      | OUT11    | Constant-current output terminal  |
| 17      | OUT12    | Constant-current output terminal  |
| 18      | OUT13    | Constant-current output terminal  |
| 19      | OUT14    | Constant-current output terminal  |
| 20      | OUT15    | Constant-current output terminal  |
| 21      | ENABLE   | An output current enable signal input terminal<br>In "H" level input, outputs are turned off compulsorily.<br>In "L" level input, outputs are ON/OFF controlled according to serial data. |
| 22      | SOUT     | Serial data output terminal.  |
| 23      | R-EXT    | An external resistance for an output current setup is connected between this terminal and ground.   |
| 24      | VDD      | Power supply terminal   |

## **Equivalent Circuits for Inputs and Outputs**


1. ENABLE Terminal




### SCK and SIN Terminals




## 4. OUTO to OUT15 Terminals



### 2. TRANS Terminal



## **Timing Diagram**



The TC62D776CFNAG can operate with a 3.3- or 5.0-V power supply. The same voltage must be supplied to the power and signal (SCK/SIN/TRANS/ENABLE) domains.

The explanation of the function (Basic data input pattern) Data is serially loaded into the TC62D776CFNAG using the SIN and SCK inputs. Command selection is done via the SCK and TRANS inputs.

#### About the operation of each command


| Symbol        | Num of SCK at<br>TRANS="H"<br>(Note2)   | Operation  |
|---------------|---|--|
| S0            | 0,1                                     | Input of output ON/OFF data.   |
| S1            | 5,6                                     | Executes output open/short detection manually. (Note1)<br>Transfers the result of open/short detection to the 16-bit Shift Register. (Note1) |
| S2            | 7,8                                     | Input of state setting data (1).   |
| S3            | 9,10                                    | Input of state setting data (2).   |
| Note 2: S     |   | ort detection is enabled.<br>r than those shown above are not recognized as commands.<br>DN/OFF data.)                                       |
| SCK _<br>RANS | uuuuu                                   | The number of SCK pulses at TBANS="H" is 0 or 1.   |
|               |   |  |
| SIN -         | OUTPUT ON/O                             | FF DATA  |
| common        | d (Output open/obe                      | ort detection function manual operation is executed.)  |
| Comman        |   | at detection interior manual operation is executed.)   |
| SCK [         | บบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ |  |
| RANS          |   | The number of SCK pulses at TRANS="H" is 5 or 6  |
| <br>SIN -{⊂   | OUTPUT ON/O                             |  |
|               |   |  |
| commar        | nd (Input of state set                  | ting data (1).)  |
|               |   |  |
|               | mmm                                     |  |
| RANS          |   | The number of SCK pulses at TRANS="H" is 7 or 8  |
| SIN 🤇         | State setting of                        | data (1)   |
|               |   |  |
| commar        | nd (Input of state set                  | <u>iting data (2).)</u>  |
|               |   | $\sim$   |
| sск _         |   |  |
| RANS          |   | The number of SCK pulses at TRANS="H" is 9 or 10   |
|               | State setting of                        |  |
|               |   |  |
|               | $\sim$                                  |  |
|               | $\sim$                                  | $\vee$   |

### About the operation of each command

### S0 command (Input of output ON/OFF data.)

#### Description

If SCK pulses High zero or one time while TRANS is High, it is interpreted as the S0 command, which acts as follows.



### Automatic Error Detection Mode


If output open/short detection is enabled, its result is automatically transferred from the Error Detection Result register to the 16-bit Shift Register, which can be shifted out from the SOUT pin.

Output open/short detection can be enabled with the S3 command.

Open/short errors can be detected only for output channels that are enabled for at least 800 ns (note 1) and are configured to be turned on. For the disabled output channels, the detection result will be 1 (normal). If the output channels stay on for no longer than 800 ns, the automatic error detection result will be invalid; in this case, the detection results of all channels will be 1 (normal).

Note 1: Automatic error detection is triggered by the falling edge of the ENABLE signal. Thus, this feature can not be used when ENABLE is tied Low.

In the figure shown below, the outputs are enabled for over 800 ns during the Terr2 period, but the automatic error detection result is invalid; thus, it should be kept in mind that the detection results will be 1 (normal) for all channels.



### Output form of output opening/short detection result data

The result of output open/short detection is transferred to the 16-bit Shift Register in the format shown below.

| MSI | В   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | LSB |
|-----|-----|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|-----|
| E1  |     | E14   | E13   | E12   | E11   | E10   | E9   | E8   | E7   | E6   | E5   | E4   | E3   | E2   | E1   | E0  |
| OUT | T15 | OUT14 | OUT13 | OUT12 | OUT11 | OUT10 | OUT9 | OUT8 | OUT7 | OUT6 | OUT5 | OUT4 | OUT3 | OUT2 | OUT1 |     |

#### Error code (when output open detection function is effective)

| Judging in error detection          | Error code | Condition of output terminal |
|-------------------------------------|------------|------------------------------|
| V <sub>OOD</sub> ≥V <sub>OUT</sub>  | 0          | Open                         |
| V <sub>OOD</sub> <v<sub>OUT</v<sub> | 1          | Normal                       |


#### Error code (when output short detection function is effective)

| Judging in error detection | Error code Condition of output terminal |
|----------------------------|---|
| Vosd≤Vout                  | 0                                       |
| Vosd>Vout                  | 1 Normal                                |

#### Error code (when output open/short detection function is effective)

| Judging in error detection                 | Error code             | Condition of output terminal            |
|--|------------------------|---|
| Vood≥Vout or Vosd≤Vout                     |                        | Open or short-circuit                   |
| VOOD <vout of="" vosd="">VOUT</vout>       |                        | Normal                                  |
| *When both output error detection function | n is effective, Open a | nd short-circuit are undistinguishable. |

#### Basic input pattern of S0 command (When output opening/short detection is effective.)



After the S0 command is loaded, the first SCK pulse (marked X above) is used to transfer an error detection result to the 16-bit Shift Register. At this time, the TC62D776CFNAG ignores the SIN input.

### S1 command (Output open/short detection function manual operation is executed.)

#### Description

If SCK pulses High five or six times while TRANS is High, it is interpreted as the S1 command, which acts as follows.

If output open/short detection is enabled, a current of approximately 60  $\mu$ A is forced to flow to all the outputs during the t<sub>ON(S1)</sub> period in order to perform open/short detection. t<sub>ON(S1)</sub> is approximately 800 ns long.

Its result is immediately transferred to the 16-bit Shift Register, which can be shifted out from the SOUT pin. The format used to transfer the detection result is the same as for the S0 command.

Output open/short detection can be enabled with the S3 command.

Note: The S1 command should be loaded when the outputs are off. The S1 command is not executed if it is loaded when ENABLE = Low. The S1 command is not also executed when output open/short detection is disabled.

SCK should not be applied during the  $t_{ON(S1)}$  period.

#### Basic input pattern of S1 command

| SCK   |                               |
|-------|-------------------------------|
| TRANS |                               |
| SIN   |                               |
| OUTn  |                               |
| SOUT  | Previous Data D15 E15 E16 E13 |
|       | Command execution             |

After the S1 command is loaded, the first SCK pulse (marked X above) is used to transfer an error detection result to the 16-bit Shift Register. At this time, the TC62D776CENAG ignores the SIN input.


## S2 command (Input of state setting data (1).)

#### Description

If SCK pulses High seven or eight times while TRANS is High, it is interpreted as the S0 command, which acts as follows.

The TC62D776CFNAG transfers the state control data (1) from the 16-bit Shift Register to the State Control register.

The states that can be programmed with the S2 command are shown below.



| mob                        |            |            | EGB   |
|----------------------------|------------|------------|-------|
| D15 D14 D13 D12 D11 D10 D9 | D8 D7 D6 D | 5 D4 D3 D2 | D1 D0 |
| A7 A6 A5 A4 A3 A2 A1       | A0 R0 S0 T | 0 (00)     | H0 L0 |

#### \*Input in MSB first.

\*Please input "L" data to D7 to D2.

#### State setting data (1) setting

| Setting bit | Outline of command                 | Input                  | Default after  |               |  |
|-------------|------------------------------------|------------------------|----------------|---------------|--|
| Cotting bit |                                    |                        | 1              | power-on      |  |
| A7          | Setting of                         | High set mode          | Low set mode   | High set mode |  |
| A/          | current correction range           | 50% to 200%            | 11% to 45%     | 50% to 200%   |  |
| A6 to A0    | Setting of current correction data | Refer to atta          | ached table.   | 100%          |  |
| R0 to U0    | TEST Mode setti                    | ng. Please input "L" c | lata.          | "L"           |  |
| H0          | Data Initialization                | Normal                 | Initialization | Normal        |  |
| LO          | Setting of<br>standby mode (1)     | Normal                 | Active         | Normal        |  |

## Details of each setting

#### A setting (setting of current correction data)

### 1. In the case of a high setting mode (50% to 200%)

| A[6] | A[5] | A[4]       | A[3]       | A[2]                    | A[1]   | A[0]            | Current gain(%)  | A[6]         | A[5]                         | A[4] | A[3]    | A[2]     | A[1]                | A[0]         | Current gain(%)  |
|------|------|------------|------------|-------------------------|--------|-----------------|------------------|--------------|------------------------------|------|---------|----------|---------------------|--------------|------------------|
|      |      |            |            | A[2]                    |        |                 |                  |              |                              |      |         | A[2]     |                     |              |                  |
| 1    | 1    | 1          | 1          | 1                       | 1      | 1               | 200.00           | 0            | 1                            | 1    | 1       | 1        | 1                   | 1            | 124.41           |
| 1    | 1    | 1          | 1          | 1                       | 1      | 0               | 198.82           | 0            | 1                            | 1    | 1       | $\geq 1$ | 1                   | 0            | 123.23           |
| 1    | 1    | 1          | 1          | 1                       | 0      | 1               | 197.64           | 0            | 1                            | 1    | 1       | (1)      | 0                   | 1            | 122.05           |
| 1    | 1    | 1          | 1          | 1                       | 0      | 0               | 196.46           | 0            | 1                            | 1    | 1       | 1        | ) >0                | 0            | 120.87           |
| 1    | 1    | 1          | 1          | 0                       | 1      | 1               | 195.28<br>194.09 | 0            | 1                            | 1    | 1       | 0        | 1                   | 1            | 119.69<br>118.50 |
| 1    | 1    | 1          |            | 0                       | 0      | 1               | 194.09           | 0            |                              |      | (7)     |          | 0                   | 1            | 117.32           |
| 1    | 1    | 1          | 1          | 0                       | 0      | 0               | 192.91           | 0            | 1                            |      | Y/      |          | 0                   | 0            | 116.14           |
| 1    | 1    | 1          | 0          | 1                       | 1      | 1               | 190.55           | 0            | 1                            | 1    | 0       | 1        | 1                   | 1            | 114.96           |
| 1    | 1    | 1          | 0          | 1                       | 1      | 0               | 189.37           | 0            | 1                            | 1    | 0       | 1        | 1                   | 0            | 113.78           |
| 1    | 1    | 1          | 0          | 1                       | 0      | 1               | 188.19           | 0            | 1                            | (1   | Ö       | 1        | 0                   | 1            | 112.60           |
| 1    | 1    | 1          | 0          | 1                       | 0      | 0               | 187.01           | 0            | 1 -                          |      |         | 1        | 0                   | 0            | 111.42           |
| 1    | 1    | 1          | 0          | 0                       | 1      | 1               | 185.83           | 0            | 1/2                          | -T   | 0       | 0        | 1                   | 1            | 110.24           |
| 1    | 1    | 1          | 0          | 0                       | 1      | 0               | 184.65           | 0            |                              |      | > 0     | 0        | .(                  | Ö            | 109.06           |
| 1    | 1    | 1          | 0          | 0                       | 0      | 1               | 183.46           | 0            |                              | 1    | Ő       | 0        | $\langle 0 \rangle$ | Ň            | 107.87           |
| 1    | 1    | 1          | 0          | 0                       | 0      | 0               | 182.28           | 0            |                              | X    | 0       | 0        | Ő                   | 0            | 106.69           |
| 1    | 1    | 0          | 1          | 1                       | 1      | 1               | 181.10           | 0            | TV A                         | 0    | 1       | 1        |                     | $\bigcirc 1$ | 105.51           |
| 1    | 1    | 0          | 1          | 1                       | 1      | 0               | 179.92           | 0            | $\sqrt{1}$                   | 0    |         | - (      |                     | 0            | 104.33           |
| 1    | 1    | 0          | 1          | 1                       | 0      | 1               | 178.74           | 0            | $\langle \mathbf{r} \rangle$ | 0    | 1       | $\sim 1$ | 0/                  | ))1          | 103.15           |
| 1    | 1    | 0          | 1          | 1                       | 0      | 0               | 177.56           | 0            | T                            | 0    | 1       |          | YO.                 | 0            | 101.97           |
| 1    | 1    | 0          | 1          | 0                       | 1      | 1               | 176.38           | 0            | $\mathbf{i}$                 | 0    | 1       | 7 0      | 5 T                 | 1            | 100.79           |
|      |      |            |            | -                       | 1      |                 |                  |              | · ·                          | -    |         |          | $\sim$              |              | (Default)        |
| 1    | 1    | 0          | 1          | 0                       | 1      | 0               | 175.20 🗸         | 0            | 1                            | 0    | 1       | 0        | 1                   | 0            | 99.61            |
| 1    | 1    | 0          | 1          | 0                       | 0      | 1               | 174.02           | 0            | 1                            | 0    | $)_{-}$ | ~0/      | 0                   | 1            | 98.43            |
| 1    | 1    | 0          | 1          | 0                       | 0      | 0               | 172.83           | 0            | 1                            | 0    |         | 0        | 0                   | 0            | 97.24            |
| 1    | 1    | 0          | 0          | 1                       | 1      | 1               | 171.65           | 0            | 1                            | 0 (  | //0     | 1        | 1                   | 1            | 96.06            |
| 1    | 1    | 0          | 0          | 1                       | 1      | 0               | 170.47           | ✓ 0          | 1                            | 0    | < 0/    | 1        | 1                   | 0            | 94.88            |
| 1    | 1    | 0          | 0          | 1                       | 0      | 1               | 169.29           | 0            | 1                            | 0    | 0       | 1        | 0                   | 1            | 93.70            |
| 1    | 1    | 0          | 0          | 1                       | 0      | 0               | 168.11           | 0            | //1                          | 0    | 0       | 1        | 0                   | 0            | 92.52            |
| 1    | 1    | 0          | 0          | 0                       | 1      | 1               | 166.93           | 0            | Y                            | 0    | 0       | 0        | 1                   | 1            | 91.34            |
| 1    | 1    | 0          | 0          | 0                       | 1      | 0               | 165.75           | 0            | Y                            | 0    | 0       | 0        | 1                   | 0            | 90.16            |
| 1    | 1    | 0          | 0          | 0                       | 0      | 1               | 164.57           | 0            | 1                            | 0    | 0       | 0        | 0                   | 1            | 88.98            |
| 1    | 1    | 0          | 0          | 0                       | 0      | 0               | 163.39           | 0            | 1                            | 0    | 0       | 0        | 0                   | 0            | 87.80            |
| 1    | 0    | 1          | 1          | 1                       | 1      | 1               | 162.20           | 0            | 0                            | 1    | 1       | 1        | 1                   | 1            | 86.61            |
| 1    | 0    | 1          | 1          | 1                       | 1      | 0               | 161.02<br>159.84 | 0            | 0                            | 1    | 1       | 1        | 1                   | 0            | 85.43<br>84.25   |
| 1    | 0    | 1          | 1          | 1                       | 0      | 0               | 158.66           | 0            | 0                            | 1    | 1       | 1        | 0                   | 0            | 83.07            |
| 1    | 0    | 1          | 1          | 0                       | 1      | 7/1             | 157.48           | 4 0          | 0                            | 1    | 1       | 0        | 1                   | 1            | 81.89            |
| 1    | 0    | 1          | 1          | 0                       | -{0    | 0)              | 156.30           | 0            | 0                            | 1    | 1       | 0        | 1                   | 0            | 80.71            |
| 1    | 0    | 1          | 1          | 0                       |        | G/              | 155.12           | 77.0         | 0                            | 1    | 1       | 0        | 0                   | 1            | 79.53            |
| 1    | 0    | 1          | 1 /        | 0                       | 120    | 0               | 153.94           | <del>0</del> | 0                            | 1    | 1       | 0        | 0                   | 0            | 78.35            |
| 1    | 0    | 1          | 0          | $\leq \frac{1}{1}$      |        | $\overline{71}$ | 152.76           |              | 0                            | 1    | 0       | 1        | 1                   | 1            | 77.17            |
| 1    | 0    | 1          | 0          | $\overline{\mathbf{Y}}$ | 1      | 0               | 151.57           |              | 0                            | 1    | 0       | 1        | 1                   | 0            | 75.98            |
| 1    | 0    | 1          | 0          |                         | 0      | 1               | 150.39           | 0            | 0                            | 1    | 0       | 1        | 0                   | 1            | 74.80            |
| 1    | 0    | 1          | 0          | 1                       | 0      | 0               | 149.21           |              | 0                            | 1    | 0       | 1        | 0                   | 0            | 73.62            |
| 1    | 0    | 1          | 0          | 0                       | 1      | 1               | 148.03           | 0            | 0                            | 1    | 0       | 0        | 1                   | 1            | 72.44            |
| 1    | 0    | 1 <        | $\sqrt{0}$ | 0                       | 1      | 0               | 146.85           | 0            | 0                            | 1    | 0       | 0        | 1                   | 0            | 71.26            |
| 1    | 0    | 1          | 0          | 0                       | 0      | 1               | 145.67           | 0            | 0                            | 1    | 0       | 0        | 0                   | 1            | 70.08            |
| 1    | 0    | 1          | 0          | $\sim$                  | 0      | 0 (             | 144.49           | 0            | 0                            | 1    | 0       | 0        | 0                   | 0            | 68.90            |
| 1    | 0    | 0          |            | $\sim$ 1                | 1      | 1/              | 143.31           | 0            | 0                            | 0    | 1       | 1        | 1                   | 1            | 67.72            |
| 1    | 0    | <b>0</b> ( |            | 1                       | 1      | 0               | 142.13           | 0            | 0                            | 0    | 1       | 1        | 1                   | 0            | 66.54            |
| 1    | 0    | 0          | 1) ]       | 1                       | 0      | Ì               | 140.94           | 0            | 0                            | 0    | 1       | 1        | 0                   | 1            | 65.35            |
| 1    | 0    | 9          | F)         | 1                       | > 0 (  | 0               | 139.76           | 0            | 0                            | 0    | 1       | 1        | 0                   | 0            | 64.17            |
| 1    | 0    | 0          | 1          | 0 (                     |        | 1               | 138.58           | 0            | 0                            | 0    | 1       | 0        | 1                   | 1            | 62.99            |
| 1    | 4    | 0          | >1         | 0                       | $\leq$ | 6               | 137.40           | 0            | 0                            | 0    | 1       | 0        | 1                   | 0            | 61.81            |
| 1    | 0    | 0          | 1          | 0                       | $\geq$ | 1               | 136.22           | 0            | 0                            | 0    | 1       | 0        | 0                   | 1            | 60.63            |
| 1    | 0    | 0          | 1          | 0                       | 0      | 0               | 135.04           | 0            | 0                            | 0    | 1       | 0        | 0                   | 0            | 59.45            |
| 1    | 0    | Ø          | 0          | 1                       | 1      | $\mathbf{i}$    | 133.86           | 0            | 0                            | 0    | 0       | 1        | 1                   | 1            | 58.27            |
| 1    | 0    | 0          | 0          | 1                       | 1      | 0               | 132.68           | 0            | 0                            | 0    | 0       | 1        | 1                   | 0            | 57.09            |
| 1    | 0    | 0          | 0          | 1                       | 0      | 1               | 131.50           | 0            | 0                            | 0    | 0       | 1        | 0                   | 1            | 55.91            |
| 1    | 0    | 0          | 0          | 1                       | 0      | 0               | 130.31           | 0            | 0                            | 0    | 0       | 1        | 0                   | 0            | 54.72            |
| 1    | 0    | 0          | 0          | 0                       | 1      | 1               | 129.13           | 0            | 0                            | 0    | 0       | 0        | 1                   | 1            | 53.54            |
| 1    | 0    | 0          | 0          | 0                       | 1      | 0               | 127.95           | 0            | 0                            | 0    | 0       | 0        | 1                   | 0            | 52.36            |
| 1    | 0    | 0          | 0          | 0                       | 0      | 1               | 126.77           | 0            | 0                            | 0    | 0       | 0        | 0                   | 1            | 51.18            |
| 1    | 0    | 0          | 0          | 0                       | 0      | 0               | 125.59           | 0            | 0                            | 0    | 0       | 0        | 0                   | 0            | 50.00            |

#### 2. In the case of a low setting mode (11% to 45%)

|      |      |      |      |      |                    |              | % (0 45%)       |        |      |   |                |                     |            |        |        |                 |
|------|------|------|------|------|--------------------|--------------|-----------------|--------|------|---|----------------|---------------------|------------|--------|--------|-----------------|
| A[6] | A[5] | A[4] | A[3] | A[2] | A[1]               | A[0]         | Current gain(%) |        | A[6] | A[5]  | A[4]           | A[3]                | A[2]       | A[1]   | A[0]   | Current gain(%) |
| 1    | 1    | 1    | 1    | 1    | 1                  | 1            | 45.00           |        | 0    | 1   | 1              | 1                   | 1          | 1      | 1      | 27.87           |
| 1    | 1    | 1    | 1    | 1    | 1                  | 0            | 44.73           |        | 0    | 1   | 1              | 1                   | 1          | 1      | 0      | 27.60           |
| 1    | 1    | 1    | 1    | 1    | 0                  | 1            | 44.46           |        | 0    | 1   | 1              | 1                   | 1          | 0      | 1      | 27.33           |
| 1    | 1    | 1    | 1    | 1    | 0                  | 0            | 44.20           |        | 0    | 1   | 1              | 1                   | 1          | 0      | 0      | 27.06           |
| 1    | 1    | 1    | 1    | 0    | 1                  | 1            | 43.93           |        | 0    | 1   | 1              | 1                   | 0          | 1      | 1      | 26.80           |
| 1    | 1    | 1    | 1    | 0    | 1                  | 0            | 43.66           |        | 0    | 1   | 1              | 1                   | >0         | 1      | 0      | 26.53           |
| 1    | 1    | 1    | 1    | 0    | 0                  | 1            | 43.39           |        | 0    | 1   | 1              | 1 (                 | 0          | 0      | 1      | 26.26           |
| 1    | 1    | 1    | 1    | 0    | 0                  | 0            | 43.13           |        | 0    | 1   | 1              | 1 \                 | 0          | 0 0    | 0      | 25.99           |
| 1    | 1    | 1    | 0    | 1    | 1                  | 1            | 42.86           |        | 0    | 1   | 1              | 0                   | $\searrow$ | / 1    | 1      | 25.72           |
| 1    | 1    | 1    | 0    | 1    | 1                  | 0            | 42.59           |        | 0    | 1   | 1              | 0                   | 2_1        | 1      | 0      | 25.46           |
| 1    | 1    | 1    | 0    | 1    | 0                  | 1            | 42.32           |        | 0    | 1   | $\overline{1}$ | ( (0/               | 51         | 0      | 1      | 25.19           |
| 1    | 1    | 1    | 0    | 1    | 0                  | 0            | 42.06           |        | 0    | 1   |                | 0                   | 71         | 0      | 0      | 24.92           |
| 1    | 1    | 1    | 0    | 0    | 1                  | 1            | 41.79           |        | 0    | 1   | A)             | 0                   | 0          | 1      | 1      | 24.65           |
| 1    | 1    | 1    | 0    | 0    | 1                  | 0            | 41.52           |        | 0    | 1   | (1)            | 0                   | 0          | 1      | 0      | 24.39           |
| 1    | 1    | 1    | 0    | 0    | 0                  | 1            | 41.25           |        | 0    | 1   | 1              | 0                   | 0          | 0      | 1      | 24.12           |
| 1    | 1    | 1    | 0    | 0    | 0                  | 0            | 40.98           |        | 0    | 1   | X              | 0                   | 0          | 0      | 0      | 23.85           |
| 1    | 1    | 0    | 1    | 1    | 1                  | 1            | 40.72           |        | 0    | 1(  | 0              | 1                   | 1          | 1      | 1      | 23.58           |
| 1    | 1    | 0    | 1    | 1    | 1                  | 0            | 40.45           |        | 0    | 1   | 0              | 1                   | 1          | . (1   | 0      | 23.31           |
| 1    | 1    | 0    | 1    | 1    | 0                  | 1            | 40.18           |        | 0    | X   | 0              | 1                   | 1          | 0      | $\sim$ | 23.05           |
| 1    | 1    | 0    | 1    | 1    | 0                  | 0            | 39.91           |        | 0    | $\left( \begin{array}{c} \end{array} \right)$ | 0              | 1                   | 1 (        | > 0    | 0      | 22.78           |
| 1    | 1    | 0    | 1    | 0    | 1                  | 1            | 39.65           |        | 0    | $7!\diamond$                                  | 0              | 1                   | 0          | 1      | >1     | 22.51           |
| 1    | 1    | 0    | 1    | 0    | 1                  | 0            | 39.38           |        | 0    | //1 )   | 0              |                     | 0          | ))1    | 0      | 22.24           |
| 1    | 1    | 0    | 1    | 0    | 0                  | 1            | 39.11           |        | 0    | $\mathcal{F}$                                 | 0              | ۲,                  | 0          |        | ))1    | 21.98           |
| 1    | 1    | 0    | 1    | 0    | 0                  | 0            | 38.84           | (      | 0    | $\gamma$                                      | 0              | 1                   | 0          | Q      | 0      | 21.71           |
| 1    | 1    | 0    | 0    | 1    | 1                  | 1            | 38.57           |        | 0    | $\sum_{i=1}^{1}$                              | 0              | 0                   |            |        | 1      | 21.44           |
| 1    | 1    | 0    | 0    | 1    | 1                  | 0            | 38.31           | (      | 0    | ~1  | 0              | 0                   |            | 1      | 0      | 21.17           |
| 1    | 1    | 0    | 0    | 1    | 0                  | 1            | 38.04           |        | 0    | 1   | 0              | 0                   | $\bigcirc$ | 0      | 1      | 20.91           |
| 1    | 1    | 0    | 0    | 1    | 0                  | 0            | 37.77           |        | 0    | 1   | 0              | 0                   | $\sim 1$   | 0      | 0      | 20.64           |
| 1    | 1    | 0    | 0    | 0    | 1                  | 1            | 37.50           |        | 0    | 1   | 0              |                     | 0          | 1      | 1      | 20.37           |
| 1    | 1    | 0    | 0    | 0    | 1                  | 0            | 37.24           |        | 0    | 1   | 0 (            | 0                   | 0          | 1      | 0      | 20.10           |
| 1    | 1    | 0    | 0    | 0    | 0                  | 1            | 36.97           |        | 0    | 1   | 0              | $\langle 0 \rangle$ | 0          | 0      | 1      | 19.83           |
| 1    | 1    | 0    | 0    | 0    | 0                  | 0            | 36.70           | $\geq$ | 0    | 1   | 0              |                     | 0          | 0      | 0      | 19.57           |
| 1    | 0    | 1    | 1    | 1    | 1                  | 1            | 36.43           |        | 0    | 0   | X              | 1                   | 1          | 1      | 1      | 19.30           |
| 1    | 0    | 1    | 1    | 1    | 1                  | 0            | 36.17           |        | 0    | 0   | 1)             | 1                   | 1          | 1      | 0      | 19.03           |
| 1    | 0    | 1    | 1    | 1    | 0                  | 1            | 35.90           |        | 0    |   |                | 1                   | 1          | 0      | 1      | 18.76           |
| 1    | 0    | 1    | 1    | 1    | 0                  | 0            | 35.63           |        | 0    | 0   |                | 1                   | 1          | 0      | 0      | 18.50           |
|      | 0    | 1    | 1    | 0    | 1                  | 1            | 35.36<br>35.09  |        | 0    | -   | 7              | 1                   | 0          | 1      | 1      | 18.23           |
| 1    | 0    | 1    | 1    | 0    | 1                  | 0            |                 |        |      | 0   | 1              | 1                   | 0          | 1<br>0 | 0      | 17.96<br>17.69  |
| 1    | 0    | 1    | 1    | 0    | 0                  | 0            | 34.83<br>34.56  |        | 0    | 0   | 1              | 1                   | 0          | 0      | 0      | 17.69           |
| 1    | 0    | 1    | 0    | 1    | 1                  |              | 34.29           |        | 0    | 0   | 1              | 0                   | 1          | 1      | 1      | 17.43           |
| 1    | 0    | 1    | 0    | 1    | 1                  | 7/0          | 34.29           | ~      | 0    | 00  | 1              | 0                   | 1          | 1      | 0      | 16.89           |
| 1    | 0    | 1    | 0    | 1    |                    | 1)           | 33.76           |        | 0    | 0   | 1              | 0                   | 1          | 0      | 1      | 16.62           |
| 1    | 0    | 1    | 0    |      | 0                  |              | 33.49           | (      |      | 0   | 1              | 0                   | 1          | 0      | 0      | 16.35           |
| 1    | 0    | 1    | 0    | 0    |                    |              | 33.49           | //     |      | 0   | 1              | 0                   | 0          | 1      | 1      | 16.09           |
| 1    | 0    | 1    | 0    |      |                    | 70           | 33.22           | 7      |      | 0   | 1              | 0                   | 0          | 1      | 0      | 15.82           |
| 1    | 0    | 1    | 0    | 0    | 0                  | 1            | 32.69           |        | 0    | 0   | 1              | 0                   | 0          | 0      | 1      | 15.55           |
| 1    | 0    | 1    | 0    | 0    | 0                  | 0            | 32.09           |        | 0    | 0   | 1              | 0                   | 0          | 0      | 0      | 15.28           |
| 1    | 0    | 0    | 1    | 1    | 1                  | 1            | 32.15           | $\geq$ | 0    | 0   | 0              | 1                   | 1          | 1      | 1      | 15.02           |
| 1    | 0    | 0    | 1    | 1    | 1                  | 0            | 31.88           |        | 0    | 0   | 0              | 1                   | 1          | 1      | 0      | 14.75           |
| 1    | 0    | 0 <  | 12   | 1    | 0                  | 1            | 31.61           |        | 0    | 0   | 0              | 1                   | 1          | 0      | 1      | 14.48           |
| 1    | 0    | 0    | 7.5  | 1    | 0                  | 0            | 31.35           |        | 0    | 0   | 0              | 1                   | 1          | 0      | 0      | 14.40           |
| 1    | 0    | 0    | 1    |      | 1                  | 1            | 31.08           |        | 0    | 0   | 0              | 1                   | 0          | 1      | 1      | 13.94           |
| 1    | 0    | 0    |      | 0    | 1                  | 0            | 30.81           |        | 0    | 0   | 0              | 1                   | 0          | 1      | 0      | 13.68           |
| 1    | 0    | 0    | N    | 0    | 0                  | 1            | 30.54           |        | 0    | 0   | 0              | 1                   | 0          | 0      | 1      | 13.41           |
| 1    | - v  | 0    | (1)  | 0    | 0                  | 6            | 30.28           |        | 0    | 0   | 0              | 1                   | 0          | 0      | 0      | 13.14           |
| 1    | 0    | 0    |      | 1    | $\sim 1$           |              | 30.01           |        | 0    | 0   | 0              | 0                   | 1          | 1      | 1      | 12.87           |
| 1 ~  | 0    | 0    | 0    | 1 (  | $\geq \frac{1}{1}$ | 0            | 29.74           |        | 0    | 0   | 0              | 0                   | 1          | 1      | 0      | 12.61           |
|      | 0    | 0    |      | 1    |                    | <pre> </pre> | 29.47           |        | 0    | 0   | 0              | 0                   | 1          | 0      | 1      | 12.34           |
| 1    | 0    | 0    | 0    | 1    |                    | 0            | 29.20           |        | 0    | 0   | 0              | 0                   | 1          | 0      | 0      | 12.07           |
| 1    | 0    | 0    | 0    | 0    | 1                  | 1            | 29.20           |        | 0    | 0   | 0              | 0                   | 0          | 1      | 1      | 11.80           |
| 1    | 0    | Ø    | 0    | 0    | 1                  | 0            | 28.67           |        | 0    | 0   | 0              | 0                   | 0          | 1      | 0      | 11.54           |
| 1    | 0    | 0    | 0    | 0    | 0                  | 1            | 28.40           |        | 0    | 0   | 0              | 0                   | 0          | 0      | 1      | 11.34           |
| 1    | 0    | 0    | 0    | 0    | 0                  | 0            | 28.13           |        | 0    | 0   | 0              | 0                   | 0          | 0      | 0      | 11.00           |
|      | U    | U    | U    | U    | 0                  | J            | 20.10           |        | 0    | U   | U              | 0                   | U          | 0      | U      | 11.00           |

## R, S, T, U setting (Setting of Test Mode)

| R, S, T, U[0] | Setting of Test Mode                            |
|---------------|---|
| 0             | Normal operation mode. (Default after power-on) |
| 1             | Test Mode.                                      |

#### H setting (Setting of Initialization)

| H[0] | Setting of Initialization   |  |
|------|---|--|
| 0    | Normal operation mode (Default after power-on)  |  |
| 1    | Initializes all the internal data of the IC.<br>After initialization, the TC62D776CFNAG returns to normal operation mode. |  |

### L setting (Setting of standby mode (1))

| L[0] | Setting of standby mode (1)  |
|------|--|
| 0    | Normal operation mode (Default after power-on)   |
| 1    | Standby mode<br>Disables all circuits except digital logic, reducing the supply current of the IC.<br>(All data in the TC62D776CFNAG is retained, and data can be loaded into the<br>TC62D776CFNAG.)<br>Loading the S0 command in Standby mode causes the TC62D776CFNAG to return<br>to normal operation mode. |

## S3 command (Input of state setting data (2).)


#### Description

If SCK pulses High nine or ten times while TRANS is High, it is interpreted as the S3 command, which acts as follows.

The TC62D776CFNAG transfers the state control data (2) from the 16-bit Shift Register to the State Control register.

The states that can be programmed with the S3 command are shown below.

#### Basic input pattern of S3 command)



#### Input form of state setting data (2)

| MSB |     |     |     |     |     |    | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | $( \ )$ | $\geq$ | C       | () |    |    | LSB |
|-----|-----|-----|-----|-----|-----|----|---|---------|--------|---------|----|----|----|-----|
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8                                      | D7      | D6     | D5 D4   | D3 | D2 | D1 | D0  |
| C0  | D0  | E0  | F0  | G0  | 10  | JO | K0                                      | MO      | N0     | O0 (P0) | Q0 | -  | -  | -   |

\*Input in MSB first.

\*Please input "L" data to D8 to D0.

#### State setting data (2) setting

|             |   | Input               | Default after     |                     |  |
|-------------|---|---------------------|-------------------|---------------------|--|
| Setting bit | Outline of command                                  | 0                   | 1                 | power-on            |  |
| C0          | Setting of thermal shutdown function (TSD)          | Active              | Not Active        | Active              |  |
| D0          | Setting of output open detection function (OOD)     | Not Active          | Active            | Not Active          |  |
| E0          | Setting of output short detection function (QSD)    | Not Active          | Active            | Not Active          |  |
| F0          | Setting of standby mode (2)                         | Normal<br>Operation | Active            | Normal<br>Operation |  |
| GO          | Setting of output short detection voltage           | V <sub>OSD1</sub>   | V <sub>OSD2</sub> | V <sub>OSD1</sub>   |  |
|             | Setting of output delay function of output terminal | Active              | Not Active        | Active              |  |
| JO          | Setting of<br>SCK trigger of SOUT                   | Up↑                 | Down↓             | Up↑                 |  |
| K0 to Q0    | TEST Mode setting. Pleas                            | se input "L" data.  |                   | "L"                 |  |

#### Details of each setting

0 1

#### C setting (Setting of thermal shutdown function (TSD))

| C[0] | Setting of thermal shutdown function               |  |  |  |
|------|--|--|--|--|
| 0    | Enables thermal shutdown. (Default after power-on) |  |  |  |
| 1    | Disables thermal shutdown.                         |  |  |  |

#### D setting (Setting of output open detection function (OOD))

Disables output error detection. (Default after power-on)

Enables output error detection. 1

## E setting (Setting of output short detection function (OSD))

E[0] Setting of output short detection function

- Disables output error detection. (Default after power-on)
- Enables output error detection.

#### F setting (Setting of standby mode (2))

| F[0] | Setting of standby mode (2)  |
|------|--|
| 0    | Normal operation mode. (Default after power-on)  |
| 1    | Pre standby mode.<br>Condition 1: Enters Standby mode when the contents of the Latch become all-0s<br>in normal operation mode.<br>This disables all circuits except digital logic, reducing the supply current<br>of the IC.(All data in the TC62D776CFNAG is retained, and data<br>can be loaded into the TC62D776CFNAG.)<br>Condition 2: Other than Condition 1<br>The TC62D776CFNAG operates the same way as normal<br>operation mode. |

#### G setting (Setting of output short detection voltage)

| G[0] | Setting of output short detection voltage  |
|------|--|
| 0    | V <sub>OSD1</sub> (Default after power-on) |
| 1    | V <sub>OSD2</sub>                          |

#### I setting (Setting of output delay function of output terminal)

| I[0] | Setting of output delay function of output terminal      |
|------|--|
| 0    | Disables output delay function. (Default after power-on) |
| 1    | Enables output delay function.                           |

#### J setting (Setting of SCK trigger of SOUT)

| <u> </u> | V         |                 |  |  |
|----------|-----------|-----------------|--|--|
| J[0]     | $\sim$    |                 | Setting of SCK trigger of SOUT                     |  |
| 0        | Data outp | ut trigger o    | of SOUT is up edge of SCK (Default after power-on) |  |
| 1        | Data outp | ut trigger of s | SOUT is down edge of SCK                           |  |

#### K,M,N,O,P,Q setting (Setting of Test Mode)

| K,M,N,Q,P,Q[0] | Setting of Test Mode                            |
|----------------|---|
| 0              | Normal operation mode. (Default after power-on) |
|                | Test Mode.                                      |

#### Thermal shutdown function (TSD)

If the internal temperature of the IC exceeds 150°C, the thermal shutdown (TSD) circuitry trips, turning off all constant-current outputs. When the temperature drops below the TSD release threshold, the TC62D776CFNAG restarts constant-current output.

Since TSD is not intended to protect the IC against permanent damage. it should not be employed actively to monitor chip temperature.

#### **Output delay function**


In order to reduce di/dt caused by simultaneously switching outputs, the TC62D776CFNAG allows for delays (t<sub>DLY (ON)</sub>, t<sub>DLY (OFF)</sub>) between contiguous outputs.

Switching time difference between outputs are provided in order as follows;

| $\overline{\text{OUT0}} \rightarrow \overline{\text{OUT15}} \rightarrow \overline{\text{OUT7}} \rightarrow \overline{\text{OUT8}} \rightarrow \overline{\text{OUT}}$ | $\overline{1} \rightarrow \overline{OUT14} \rightarrow \overline{OUT6}$ | → OUT9     | $\rightarrow$ OUT2 $\rightarrow$ OUT13 $\rightarrow$ |
|--|---|------------|--|
| $\overline{OUT5} \rightarrow \overline{OUT10} \rightarrow \overline{OUT3} \rightarrow \overline{OUT12} \rightarrow \overline{OU}$                                    | Γ4→OUT11  | $\bigcirc$ | ~  |

#### Power on reset function (POR)

The TC62D776CFNAG provides a power-on reset to reset all internal data in order to prevent malfunctions. The POR circuitry works properly only when  $V_{DD}$  rises from 0 V. To re-activate the POR circuitry,  $V_{DD}$  must be brought to less than 0.1 V. Internal data is guaranteed to be retained after  $V_{DD}$  exceeds 3.0 V.



## Absolute Maximum Ratings (Ta = 25°C)

| Characteristics       | Symbol           | Rating                                 | Unit |
|-----------------------|------------------|--|------|
| Supply voltage        | V <sub>DD</sub>  | 6.0                                    | V    |
| Output current        | Іоит             | 95                                     | mA   |
| Logic input voltage   | V <sub>IN</sub>  | -0.3 to V <sub>DD</sub> + 0.3 (Note 1) | V    |
| Output voltage        | Vout             | -0.3 to 17                             | V    |
| Operating temperature | T <sub>opr</sub> | -40 to 85                              | °C   |
| Storage temperature   | T <sub>stg</sub> | -55 to 150                             | °C   |
| Thermal resistance    | Rth(j-a)         | 80.07                                  | °C/W |
| Power dissipation     | PD               | 1.56 (Notes 2)                         | W    |

Note 1: However, do not exceed 6.0 V.

Note 2: Substrate mounting (condition: 76.2×114.3×1.6mm, Cu=30%, thickness/35µm, SEMI standard)

Note 3: Power dissipation is reduced by 1/Rth (j-a) for each °C above 25°C ambient.

## Operating Ranges (unless otherwise specified, $V_{DD} = 3.0$ to 5.5 V, Ta = -40°C to 85°C)

| Characteristics                | Symbol          | Test Conditions                              | Min     | Тур.             | Max                 | Unit |
|--------------------------------|-----------------|--|---------|------------------|---------------------|------|
| Supply voltage                 | $V_{\text{DD}}$ |  | 3.0     | $\mathcal{I}_{}$ | 5.5                 | V    |
| High level logic input voltage | VIH             | Test terminal are<br>SIN, SCK, TRANS, ENABLE | 0.7×Vdd | /_               | V <sub>DD</sub>     | V    |
| Low level logic input voltage  | VIL             | Test terminal are<br>SIN, SCK, TRANS, ENABLE | GND     | —                | 0.3×V <sub>DD</sub> | V    |
| High level SOUT output current | Іон             |  | ) —     | —                | -1                  | mA   |
| Low level SOUT output current  | I <sub>OL</sub> | $\bigcirc$ – $\bigcirc$                      | _       | _                | 1                   | mA   |
| Constant current output        | lour            | Test terminal is OUTn                        | 1.5     | _                | 90                  | mA   |

## AC Characteristics (Unless otherwise noted, V<sub>DD</sub> = 5.0 V, T<sub>a</sub> = 25 °C)

| Characteristics                | Symbol             | Test Conditions  |      | Тур. | Max | Unit |
|--------------------------------|--------------------|--|------|------|-----|------|
| Serial data transfer frequency | fscк               | Cascade connect  |      | _    | 25  | MHz  |
| SCK pulse width                | twscк              | SCK="H" or "L"   | 20   |      |     | ns   |
| TRANS pulse width              | twTRANS            | TRANS="H"  | 20   | _    |     | ns   |
| ENABLE pulse width             | t <sub>wENA</sub>  | ENABLE ="H" or "L", $R_{EXT}$ =200 $\Omega$ to 12 k $\Omega$ | 25   |      | _   | ns   |
|                                | tsetup1            | Test terminal are SIN-SCK                                    | 7/15 | —    | _   |      |
| Serial data setup time         | tsetup2            | Test terminal are TRANS-SCK                                  | 5    | _    | _   | ns   |
| Serial data hold time          | thold1             | Test terminal are SIN-SCK                                    | > 3  |      | _   |      |
|                                | t <sub>HOLD2</sub> | Test terminal are TRANS-SCK                                  | 7    |      |     | ns   |

## AC Characteristics (Unless otherwise noted, $V_{DD} = 3.3$ V, $T_a = 25$ °C)

| Characteristics                | Symbol              | Test Conditions   | Min  | Typ. | Max | Unit |
|--------------------------------|---------------------|---|------|------|-----|------|
| Serial data transfer frequency | f <sub>scк</sub>    | Cascade connect   | G    |      | 25  | MHz  |
| SCK pulse width                | t <sub>wSCK</sub>   | SCK="H" or "L"  | 20   | —    | —   | ns   |
| TRANS pulse width              | twTRANS             | TRANS≝"H"   | ) 20 | —    | _   | ns   |
| ENABLE pulse width             | t <sub>wENA</sub>   | ENABLE = "H" or "L", REXT = 200 $\Omega$ to 12 k $\Omega$ | 25   | —    | —   | ns   |
|                                | t <sub>SETUP1</sub> | Test terminal are SIN-SCK                                 | 1    | —    | _   |      |
| Serial data setup time         | tsetup2             | Test terminal are TRANS-SCK                               | 5    | —    | _   | ns   |
|                                | thold1              | Test terminal are SIN-SCK                                 | 3    | —    | _   |      |
| Serial data hold time          | tHOLD2              | Test terminal are TRANS-SCK                               | 7    | —    | _   | ns   |

## Electrical Characteristics (Unless otherwise specified, V<sub>DD</sub> = 5.0 V ,Ta = 25°C)

| Electrical Characte   |                      |                 |  | ,                                | - , -                    |  | - /                      | , i  |
|---|----------------------|-----------------|--|----------------------------------|--------------------------|--|--------------------------|------|
| Characteristics   | Symbol               | Test<br>Circuit | Test Cond  | itions                           | Min                      | Тур.   | Max                      | Unit |
| High level<br>SOUT output voltage                             | Vон                  | 1               | Ta=-40 to +85°C  | l <sub>он=</sub> -1mA            | V <sub>DD</sub> -<br>0.3 | _  | V <sub>DD</sub>          | V    |
| Low level<br>SOUT output voltage                              | Vol                  | 1               | I <sub>OL</sub> =+1mA  |                                  | GND                      |  | 0.3                      | V    |
| High level logic input<br>current                             | Ін                   | 2               |  |                                  | Č                        | <u>}</u>   | 1                        | μA   |
| Low level logic input current                                 | lı∟                  | 3               | V <sub>IN</sub> = GND<br>Test terminal are<br>SIN, SCK, TRANS                    |                                  | <u>()</u>                | _  | -1                       | μA   |
|   | I <sub>DD1</sub>     | 4               | Stand-by mode, Vou<br>SCK="L"  | JT=1V,                           |                          | 1  | 1.0                      | μA   |
| Power supply current  | IDD2                 | 4               | Vout=1.0V, REXT=1.<br>All output off   | 2kΩ,                             | - 2                      |  | 7.0                      | mA   |
| Constant current error<br>(IC to IC) (S rank)                 | $\Delta I_{OUT(IC)}$ | 5               | V <sub>OUT</sub> =1.0V, R <sub>EXT</sub> =1.<br><u>OUT0</u> to <u>OUT15</u> ,    |                                  | $\frac{0}{2}$            | ±1.0   | ±1.5                     | %    |
| Constant current error<br>(Ch to Ch) (S rank)                 | $\Delta I$ OUT(Ch)   | 5               | V <sub>OUT</sub> =1.0V, R <sub>EXT</sub> =1.                                     |                                  |                          | ±1.0   | ±1.5                     | %    |
| Constant current error<br>(IC to IC) (N rank)                 | $\Delta I_{OUT(IC)}$ | 5               | Vout=1.0V, REXT=1.1<br>OUT0 to OUT15,  |                                  |                          | ±1.0   | ±2.5                     | %    |
| Constant current error<br>(Ch to Ch) (N rank)                 | $\Delta I_{OUT(Ch)}$ | 5               | $V_{OUT}=1.0V$ , $R_{EXT}=1.0V$ , $\overline{OUT}$ to $\overline{OUT}$           |                                  | _                        | ±1.0   | ±2.5                     | %    |
| Output OFF leak<br>current                                    | Іок                  | 5               | Vout=17V, Rext=1.2   | $2k\Omega$ , OUTn off            | _                        | _  | 0.5                      | μA   |
| Constant current<br>output power supply<br>voltage regulation | %V <sub>DD</sub>     | 5               | $V_{DD}$ =4.5 to 5.5V, Vo<br>R <sub>EXT</sub> =1.2k $\Omega$ ,<br>OUT0 to OUT15, |                                  | _                        | ±1   | ±5                       | %/V  |
| Constant current<br>output output voltage<br>regulation       | %Vоџт                | $\bigcirc_5$    | V <sub>OUT</sub> =1.0 to 3.0V, R<br>OUT0 to OUT15,                               |                                  | _                        | ±0.1   | ±0.5                     | %/V  |
| Pull-up resistor  | R (Up)               | 3               | Test terminal is EN  | ABLE                             | 240                      | 300  | 360                      | kΩ   |
| Pull-down resistor  | R (Down)             | 2               | Test terminal is TRA   | ANS                              | 240                      | 300  | 360                      | kΩ   |
| OOD voltage   | VOOD                 | 7               | Rext=200Ω to $12k\Omega$   | 2                                | 0.2                      | 0.3  | 0.4                      | V    |
|   | Vosd1                | R               | R <sub>EXT</sub> =200Ω to $12k\Omega$  | 2                                | V <sub>DD</sub> –<br>1.3 | V <sub>DD</sub> -<br>1.4                                       | V <sub>DD</sub> –<br>1.5 | v    |
| OSD voltage   | Vosd2 7              |                 | R <sub>EXT</sub> =200Ω to 12kΩ   |                                  | $0.5 \times V_{DD}$      | $\begin{array}{c} 0.525 \\ \times \ V_{\text{DD}} \end{array}$ | $0.55 \times V_{DD}$     | v    |
| TSD start temperature   | TTDS(ON)             | $\sim$          | Junction temperatu   | re                               | 150                      | _  | _                        | °C   |
| Return time of normal<br>mode from SHDN<br>mode               | ton                  | $\sim$ –        | Time until output on<br>becomes the Norm<br>SHDN mode flows                      | current after it<br>al mode from |                          | _  | 30                       | μs   |

## Electrical Characteristics (Unless otherwise specified, V<sub>DD</sub> = 3.3 V ,Ta = 25°C)

|   |                      |                 | filler wise spech   |   | •••,                       |  | •/  | · · · · · |
|---|----------------------|-----------------|---|---|----------------------------|--|---|-----------|
| Characteristics   | Symbol               | Test<br>Circuit | Test Cond   | itions                                  | Min                        | Тур.   | Max   | Unit      |
| High level<br>SOUT output voltage                             | Vон                  | 1               | T <sub>a</sub> =-40 to +85°C  | I <sub>OH</sub> =-1mA                   | V <sub>DD</sub> –<br>0.3   | _  | V <sub>DD</sub>   | v         |
| Low level<br>SOUT output voltage                              | Vol                  | 1               |   | I <sub>OL</sub> =+1mA                   | GND                        | >  | 0.3   | ۷         |
| High level logic input<br>current                             | Ін                   | 2               |   | $\sim$                                  |                            | _  | 1   | μA        |
| Low level logic input<br>current                              | Ιı∟                  | 3               | V <sub>IN</sub> = GND<br>Test terminal are<br>SIN, SCK, TRANS   |   |                            |  | -1  | μA        |
|   |                      | 4               | Stand-by mode, Vo<br>SCK="L"  | UT <b>≠1.0V</b> ,                       |                            |  | 1.0   | μA        |
| Power supply current  | IDD2                 | 4               | Vout=1.0V, Rext=1.<br>All output off  | 2kΩ,                                    |                            |  | 7.0   | mA        |
| Constant current error<br>(IC to IC) (S rank)                 | $\Delta l_{OUT(IC)}$ | 5               | $\begin{array}{c} V_{OUT}=1.0V, \ R_{EXT}=1.\\ \hline OUT0 \ to \ \hline OUT15, \end{array}$  |   |                            | ±1.0   | ±1.5  | %         |
| Constant current error<br>(Ch to Ch) (S rank)                 | $\Delta lout(Ch)$    | 5               | V <sub>OUT</sub> =1.0V, R <sub>EXT</sub> =1.<br>OUT0 to OUT15,  |   | $\mathcal{D}$              | ±1.0   | ±1.5  | %         |
| Constant current error<br>(IC to IC) (N rank)                 | $\Delta I_{OUT(IC)}$ | 5               | $\begin{array}{l} V_{OUT}=1.0V, \ R_{EXT}=1.\\ \hline OUT0 \ to \ \overline{OUT15} \ , \end{array}$   |   | ) _                        | ±1.0   | ±2.5  | %         |
| Constant current error<br>(Ch to Ch) (N rank)                 | $\Delta I_{OUT(Ch)}$ | 5               | $V_{OUT}$ =1.0V, R <sub>EXT</sub> =1.<br>$\overline{OUT0}$ to $\overline{OUT15}$ ,  |   | _                          | ±1.0   | ±2.5  | %         |
| Output OFF leak<br>current                                    | Іок                  | 5               | Vout=17V, Rext=1.2  | $2k\Omega, \overline{OUTn} \text{ off}$ |                            |  | 0.5   | μA        |
| Constant current<br>output power supply<br>voltage regulation | %Vdd                 | 5               | $\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = 3.0 \text{ to } 3.6 \text{V}, \text{ V}_{\text{C}} \\ \hline R_{\text{EXT}} = 1.2 \text{k}\Omega, \\ \hline \hline \text{OUT0}  \text{to}  \hline \text{OUT15}, \end{array}$ | $\rightarrow$                           | _                          | ±1   | ±5  | %/V       |
| Constant current<br>output output voltage<br>regulation       | %Vout                | 5               | V <sub>OUT</sub> =1.0 to 3,0V, R<br>OUT0 to OUT15,  |   |                            | ±0.1   | ±0.5  | %/V       |
| Pull-up resistor  | R (Up)               | 3               | Test terminal is ENA  | BLE                                     | 240                        | 300  | 360   | kΩ        |
| Pull-down resistor  | R (Down)             | 2               | Test terminal is TR/  | ANS                                     | 240                        | 300  | 360   | kΩ        |
| OOD voltage   |                      | 7               | $R_{EXT}=200\Omega$ to $12k\Omega$  | 2                                       | 0.2                        | 0.3  | 0.4   | V         |
|   | Vosd1                | 7               | R <sub>EXT</sub> =200Ω to 12kΩ  | 2                                       | V <sub>DD</sub> -<br>1.3   | V <sub>DD</sub> -<br>1.4                                       | V <sub>DD</sub> -<br>1.5                                    |           |
| OSD voltage   | Vosd2                | 7               | $R_{EXT}=200\Omega$ to $12k\Omega$  | 2                                       | $0.5 \times V_{\text{DD}}$ | $\begin{array}{c} 0.525 \\ \times \ V_{\text{DD}} \end{array}$ | $\begin{array}{c} 0.55 \times \\ V_{\text{DD}} \end{array}$ | V         |
| TSD start temperature   | TTDS(ON)             | $\geq -$        | Junction temperatu  | re                                      | 150                        | _  | _   | °C        |
| Return time of normal<br>mode from SHDN<br>mode               | ton                  | _               | Time until output o<br>becomes the Norm<br>SHDN mode flows  | current after it<br>nal mode from       | _                          | _  | 30  | μS        |

## Switching Characteristics (Unless otherwise specified, $V_{DD} = 5.0V$ , Ta = 25°C)


| Characteristics        |               | Symbol          | Test<br>Circ<br>uit | Test Condition   | Min       | Тур. | Max | Unit |
|------------------------|---------------|-----------------|---------------------|--|-----------|------|-----|------|
|                        | SCK∱-SOUT     | tpd1u           | 6                   | Up edge trigger mode                                       | 6         | 16   | 30  |      |
| Propagation            | SCK↓-SOUT     | tpd1d           | 6                   | Down edge trigger mode                                     | 2         | 12   | 16  |      |
| Propagation delay time | ENABLE - OUTn | tpd2            | 6                   | R <sub>EXT</sub> = 1.2kΩ                                   | Á         | 30   | 40  |      |
|                        | TRANS-OUTn    | tрdз            | 6                   | ENABLE ="L"  | $( \in )$ | 30   | 40  |      |
| Output rise time       |               | tor             | 6                   | 10% to 90% points of<br>OUT0 to OUT15 voltage<br>waveforms |           | 10   | 20  |      |
| Output fall time       |               | t <sub>of</sub> | 6                   | 90% to 10% points of<br>OUT0 to OUT15 voltage<br>waveforms | ~         | 10   | 20  | ns   |
| Output delay time      |               | tdly (on)       | 6                   | Reference timing<br>waveforms<br>R <sub>EXT</sub> = 1.2kΩ  | 1         | 4    | ႒ၜ  |      |
| Output delay time      |               | tdly (off)      | 6                   | Reference timing<br>waveforms<br>R <sub>EXT</sub> = 1.2kΩ  |           | 4    | 9   |      |

## Switching Characteristics (Unless otherwise specified, VDD = 3.3 V, Ta = 25°C)

| Characteristics        |               | Symbol            | Test<br>Circ<br>uit | Test Condition   | Min | Тур. | Max | Unit |
|------------------------|---------------|-------------------|---------------------|--|-----|------|-----|------|
|                        | SCK∱-SOUT     | tpd1U             | 6                   | Up edge trigger mode                                       | 6   | 16   | 30  |      |
| Propagation            | SCK↓-SOUT     | t <sub>PD1D</sub> | 6                   | Down edge trigger mode                                     | 2   | 14   | 18  |      |
| Propagation delay time | ENABLE - OUTn | tPD2              | 6                   | Rext = 1.2kΩ   | _   | 30   | 40  |      |
|                        | TRANS-OUTn    | t <sub>RD3</sub>  | 6                   | ENABLE = "L"   | _   | 30   | 40  |      |
| Output rise time       |               |                   | 6                   | 10% to 90% points of<br>OUT0 to OUT15 voltage<br>waveforms | _   | 10   | 20  |      |
| Output fall time       |               | t <sub>of</sub>   | 6                   | 90% to 10% points of<br>OUT0 to OUT15 voltage<br>waveforms | _   | 10   | 20  | ns   |
| Output delay time      |               | tdly (ON)         | 6                   | Reference timing waveforms $R_{EXT} = 1.2 k\Omega$         | 2   | 6    | 12  |      |
|                        |               | TDLY (OFF)        | 6                   | Reference timing waveforms $R_{EXT} = 1.2 k\Omega$         | 2   | 6    | 12  |      |

## **Test Circuits**

Test Circuit 1: High level SOUT output voltage / Low level SOUT output voltage



VDD = 5V, 3.3V


GND

SOUT


CL = 10.5 pF

R-EXT


### **Test Circuit 4: Supply Current**



### Test Circuit 7: ODD and OSD voltage




## **Timing Waveforms**



OFF

ON


4. ENABLE, OUTn



### **Reference data**

The above data is for reference only, not guaranteed. Careful evaluation is required prior to creating a production design.


#### Output Current vs. External Resistor



This graph shows the characteristics per channel when all the outputs are on.

### **Reference data**

The above data is for reference only, not guaranteed. Careful evaluation is required prior to creating a production design.



### Notes on design of ICs

- Decoupling capacitors between power supply and GND It is recommended to place decoupling capacitors between power supply and GND as close to the IC as possible.
- Output current setting resistors When the output current setting resistors (R<sub>EXT</sub>) are shared among multiple ICs, production design should be evaluated carefully.
- 3. Board layout


Ground noise generated by output switching might cause the IC to malfunction if the ground line exhibits inductance and resistance due to PC board traces and wire leads. Also, the inductance between the IC output pins and the LED cathode pins might cause large surge voltage, damaging LEDs and the IC outputs. To avoid this situation, PC board traces and wire leads should be carefully laid out.


4. Consult the latest technical information for mass production.

## Package Dimensions

CFNAG Type P-SSOP24-0409-0.64-001

Unit: mm





### Notes on Contents

#### 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

#### 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

#### 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

#### 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

#### 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

#### **IC Usage Considerations**

#### Notes on handling of ICs

The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

- Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.

Use a stable power supply with ICs with built in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.

Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

#### Points to remember on handling of ICs

(1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

(3) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications, including the or (a) determining the appropriateness of the use of this Product in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
  infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to
  any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.