PSMN008-75B



N-channel TrenchMOS SiliconMAX standard level FET

Rev. 04 — 11 December 2009

Product data sheet

1. Product profile

1.1 General description

SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Higher operating power due to low thermal resistance
- Low conduction losses due to low on-state resistance
- Rated for avalanche ruggedness
- Suitable for high frequency applications due to fast switching characteristics

1.3 Applications

DC-to-DC convertors

Uninterruptible power supplies

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$	-	-	75	V
I_D	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see Figure 1 and 3	-	-	75	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	230	W
Dynamic	characteristics					
Q_{GD}	gate-drain charge	$V_{GS} = 10 \text{ V; } I_D = 75 \text{ A;}$ $V_{DS} = 60 \text{ V; } T_j = 25 \text{ °C;}$ see Figure 11	-	50	-	nC
Static characteristics						
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V; } I_D = 25 \text{ A;}$ $T_j = 25 \text{ °C; see } \frac{\text{Figure 9}}{\text{position}} \text{ and } \frac{10}{\text{ M}}$	-	6.5	8.5	mΩ



2. Pinning information

Table 2. Pinning information

		<u></u>			
Pin	Symbol	Description		Simplified outline	Graphic symbol
1	G	gate			_
2	D	drain	[1]	mb	D
3	S	source			
mb	D	mounting base; connected to drain		1 3 SOT404	mbb076 S

[1] It is not possible to make connection to pin 2.

3. Ordering information

Table 3. Ordering information

Type number	Package			
	Name	Description	Version	
PSMN008-75B			SOT404	

4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$	-	75	V
V_{DGR}	drain-gate voltage	$T_j \le 175 \text{ °C}; T_j \ge 25 \text{ °C}; R_{GS} = 20 \Omega$	-	75	V
V_{GS}	gate-source voltage		-20	20	V
I _D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 100 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Model}}$	-	75	Α
		V _{GS} = 10 V; T _{mb} = 25 °C; see <u>Figure 1</u> and <u>3</u>	-	75	Α
I _{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$; see Figure 1 and 3	-	240	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	230	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-dra	ain diode				
Is	source current	$T_{mb} = 25 ^{\circ}C$	-	75	Α
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	240	Α
Avalanche	ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\begin{split} V_{GS} = 10 \text{ V; } T_{j(init)} = 25 \text{ °C; } I_D = 63 \text{ A; } V_{sup} \leq 15 \text{ V;} \\ \text{unclamped; } R_{GS} = 50 \Omega; t_p = 0.129 \text{ ms} \end{split}$	-	395	mJ


Product data sheet

N-channel TrenchMOS SiliconMAX standard level FET



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100 \%$$


Fig 1. Normalized continuous drain current as a function of mounting base temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

3 of 12

Normalized total power dissipation as a Fig 2. function of mounting base temperature



 $T_{mb} = 25$ °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j\text{-}mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.65	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	mounted on a printed-circuit board; minimum footprint	-	50	-	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	75	90	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see Figure 8	-	-	4.4	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 175$ °C; see Figure 8	1	-	-	V
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 25 \text{ °C}$; see Figure 8	2	3	4	V
I _{DSS}	drain leakage current	$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.05	10	μΑ
		$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
I _{GSS}	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	4	100	nA
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	4	100	nA
R _{DSon} drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 175 ^{\circ}\text{C};$ see Figure 9 and 10	-	-	20	mΩ	
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see Figure 9 and 10	-	6.5	8.5	mΩ
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 75 \text{ A}$; $V_{DS} = 60 \text{ V}$; $V_{GS} = 10 \text{ V}$;	-	122.8	-	nC
Q_{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 11</u>	-	21	-	nC
Q_{GD}	gate-drain charge		-	50	-	nC
C _{iss}	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	5260	-	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 12</u>	-	525	-	pF
C _{rss}	reverse transfer capacitance		-	420	-	pF
t _{d(on)}	turn-on delay time	V_{DS} = 38 V; R_L = 1.5 Ω ; V_{GS} = 10 V;	-	18	-	ns
t _r	rise time	$R_{G(ext)} = 10 \Omega; T_j = 25 °C$	-	55	-	ns
t _{d(off)}	turn-off delay time		-	88	-	ns
t _f	fall time		-	80	-	ns
Source-di	rain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C};$ see <u>Figure 13</u>	-	0.84	1.2	V
t _{rr}	reverse recovery time	$I_S = 5 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = 0 \text{ V};$	-	70	-	ns
Q _r	recovered charge	$V_{DS} = 30 \text{ V}; T_j = 25 \text{ °C}$	-	100	-	nC





Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



 $T_j = 25$ °C and 175°C; $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values




Fig 7. Sub-threshold drain current as a function of gate-source voltage




Fig 8. Gate-source threshold voltage as a function of junction temperature




Fig 9. Drain-source on-state resistance as a function of drain current; typical values




Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature




Fig 11. Gate-source voltage as a function of gate charge; typical values




Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values






Fig 13. Source current as a function of source-drain voltage; typical values

7. Package outline

Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)

SOT404







DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	С	D max.	D ₁	E	е	L _p	Н _D	q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	2.54	2.90 2.10	15.80 14.80	2.60 2.20

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT404						05-02-11 06-03-16

Fig 14. Package outline SOT404

PSMN008-75B_4

8. Revision history

Table 7. Revision history

	- 7			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PSMN008-75B_4	20091211	Product data sheet	-	PSMN008_75P_75B-03
Modifications:		of this data sheet has bee of NXP Semiconductors.	n redesigned to comply	with the new identity
	 Legal texts 	have been adapted to the	new company name wl	here appropriate.
	 Type numb 	er PSMN008-75B separate	ed from data sheet PSM	MN008_75P_75B-03.
PSMN008_75P_75B-03 (9397 750 12545)	20040108	Product data	-	PSMN008_75P_75B-02
PSMN008_75P_75B-02 (9397 750 11416)	20030711	Product data	-	PSMN008_75P_75B-01
PSMN008_75P_75B-01 (9397 750 07495)	20000918	Product data	-	-

9. Legal information

9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

9.2 Definitions

Draft— The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet— A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General— Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes— Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use— Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications— Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data— The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values— Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale— Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license— Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control— This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

10. Contact information

For more information, please visit:http://www.nexperia.com

For sales office addresses, please send an email to: sales addresses@nexperia.com

PSMN008-75B 4

Nexperia

PSMN008-75B

N-channel TrenchMOS SiliconMAX standard level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
1.4	Quick reference data
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Characteristics
7	Package outline
8	Revision history10
9	Legal information1
9.1	Data sheet status
9.2	Definitions1
9.3	Disclaimers
9.4	Trademarks1
10	Contact information 1: