RENESAS

ISL85415

Wide V_{IN} 500mA Synchronous Buck Regulator

The **ISL85415** is a 500mA synchronous buck regulator with an input range of 3V to 36V. The device provides an easy-to-use high-efficiency, low BOM-count solution for a variety of applications.

The ISL85415 integrates both high-side and low-side NMOS FET's and features a PFM mode for improved efficiency at light loads. The feature can be disabled if forced PWM mode is desired. The device switches at a default frequency of 500kHz, but can also be programmed using an external resistor from 300kHz to 2MHz. The ISL85415 has the ability to use internal or external compensation. By integrating both NMOS devices and providing internal configuration options, minimal external components are required, reducing both the BOM count and complexity of design.

With the wide V_{IN} range and reduced BOM the part provides an easy to implement design solution for a variety of applications while giving superior performance. It provides a very robust design for high-voltage Industrial applications and delivers an efficient solution for battery powered applications.

The ISL85415 is available in a small Pb-free 4mmx3mm DFN plastic package with an operation temperature range of -40°C to +125°C.

Related Literature

For a full list of related documents, visit our website:

• [ISL85415](https://www.renesas.com/products/isl85415#documents) device page

Features

- Wide input voltage range 3V to 36V
- Synchronous operation for high efficiency
- No compensation required
- Integrated High-side and Low-side NMOS devices
- Selectable PFM or forced PWM mode at light loads
- Internal fixed (500kHz) or adjustable switching frequency 300kHz to 2MHz
- Continuous output current up to 500mA
- Internal or external soft-start
- Minimal external components required
- Power-good and enable functions available.

Applications

- Industrial control
- Medical devices
- Portable instrumentation
- Distributed power supplies
- Cloud infrastructure

Contents

1. Overview

1.1 Typical Application Diagrams

Figure 3. Internal Default Parameter Selection

Figure 4. User Programmable Parameter Selection

1.2 Block Diagram

Figure 5. Block Diagram

1.3 Ordering Information

Notes:

1. See [TB347](https://www.renesas.com/www/doc/tech-brief/tb347.pdf) for details about reel specifications.

2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), see the **ISL85415** device page. For more information about MSL, see [TB363.](https://www.renesas.com/www/doc/tech-brief/tb363.pdf)

1.4 Pin Configuration

1.5 Pin Descriptions

2. Specifications

2.1 Absolute Maximum Ratings

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 Thermal Information

Notes:

4. $\theta_{\sf JA}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See <u>TB379</u>.

5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

2.3 Recommended Operation Conditions

2.4 Electrical Specifications

Recommended operating conditions, T_A = -40°C to +125°C, V_{IN} = 3V to 36V, unless otherwise specified. Typical values are at T_A = +25°C. **Boldface limits apply across the operating temperature range (-40°C to +125°C).**

Recommended operating conditions, T_A = -40°C to +125°C, V_{IN} = 3V to 36V, unless otherwise specified. Typical values are at T_A = +25°C. **Boldface limits apply across the operating temperature range (-40°C to +125°C). (Continued)**

Notes:

6. Test condition: V_{IN} = 36V, FB forced above regulation point (0.6V), no switching, and power MOSFET gate charging current not included.

7. Established by both current sense amplifier gain test and current sense amplifier output test at l_L = 0A.

8. Parameters with Min and/or Max limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

9. Minimum on-time required to maintain loop stability.

3. Efficiency Curves

```
f_{SW} = 800kHz, T_A = +25°C
```


Figure 6. Efficiency vs Load, PFM, V_{OUT} = 5V Figure 7. Efficiency vs Load, PWM, V_{OUT} = 5V

Figure 8. Efficiency vs Load, PFM, V_{OUT} = 3.3V Figure 9. Efficiency vs Load, PWM, V_{OUT} = 3.3V

Figure 10. Efficiency vs Load, PFM, V_{OUT} = 1.8V Figure 11. Efficiency vs Load, PWM, V_{OUT} = 1.8V

Figure 12. V_{OUT} Regulation vs Load, PWM, V_{OUT} = 5V Figure 13. V_{OUT} Regulation vs Load, PFM, V_{OUT} = 5V

Figure 14. VOUT Regulation vs Load, PWM, VOUT = 3.3V Figure 15. VOUT Regulation vs Load, PFM, VOUT = 3.3V

Figure 16. VOUT Regulation vs Load, PWM, VOUT = 1.8V Figure 17. VOUT Regulation vs Load, PFM, VOUT = 1.8V

Figure 18. Efficiency vs Load, PFM, V_{OUT} = 5V Figure 19. Efficiency vs Load, PMW, V_{OUT} = 5V

Figure 20. Efficiency vs Load, PFM, V_{OUT} = 3.3V Figure 21. Efficiency vs Load, PWM, V_{OUT} = 3.3V

Figure 24. Efficiency vs Load, PFM, V_{OUT} = 1.8V Figure 25. Efficiency vs Load, PFM, V_{OUT} = 3.3V

Figure 26. Efficiency vs Load, PFM, V_{OUT} = 5V Figure 27. V_{OUT} Regulation vs Load, PWM, V_{OUT} = 5V

Figure 28. V_{OUT} Regulation vs Load, PFM, V_{OUT} = 5V

Figure 29. VOUT Regulation vs Load, PWM, VOUT = 3.3V Figure 30. VOUT Regulation vs Load, PFM, VOUT = 3.3V

Figure 31. V_{OUT} Regulation vs Load, PWM, V_{OUT} = 1.8V Figure 32. V_{OUT} Regulation vs Load, PFM, V_{OUT} = 1.8V

4. Typical Performance Curves

 V_{IN} = 24V, V_{OUT} = 3.3V, f_{SW} = 800kHz, T_A = +25°C.

Figure 33. Start-Up at No Load, PFM Figure 34. Start-Up at No Load, PWM

Figure 35. Shutdown at No Load, PFM Figure 36. Shutdown at No Load, PWM

Figure 37. Start-Up at 500mA, PWM Figure 38. Shutdown at 500mA, PWM

Figure 43. Steady State at No Load, PFM Figure 44. Steady State at No Load, PWM

V_{IN} = 24V, V_{OUT} = 3.3V, f_{SW} = 800kHz, T_A = +25°C. (Continued)

a _{artum} <mark>ng manan</mark>

V_{IN} = 24V, V_{OUT} = 3.3V, f_{SW} = 800kHz, T_A = +25°C. (Continued)

SYNC 2V/Div

maa eessa koosa kuulu
... 22/12/2012/21 12:23

Landana (Uni 1994) (Party
1992 - Physician State (Party)
1982 - I Göre Edge Neparty)

PHASE 20V/Div

Figure 51. Overcurrent Protection, PWM Figure 52. Overcurrent Protection Hiccup, PWM

Figure 53. SYNC AT 500mA Load, PWM Figure 54. Negative Current Limit, PWM

200ns/Div

Figure 55. Negative Current Limit Recovery, PWM Figure 56. Over-Temperature Protection, PWM 200µs/Div

on participant of the state of the
Angle of the state of the stat

5. Detailed Description

The ISL85415 combines a synchronous buck PWM controller with integrated power switches. The buck controller drives internal high-side and low-side N-channel MOSFETs to deliver load current up to 500mA. The buck regulator can operate from an unregulated DC source, such as a battery, with a voltage ranging from +3V to +36V. An internal LDO provides bias to the low voltage portions of the IC.

Peak current mode control is used to simplify feedback loop compensation and reject input voltage variation. User selectable internal feedback loop compensation further simplifies design. The ISL85415 switches at a default 500kHz.

The buck regulator is equipped with an internal current sensing circuit and the peak current limit threshold is typically set at 0.9A.

5.1 Power-On Reset

The ISL85415 automatically initializes upon receipt of the input power supply and continually monitors the EN pin state. If EN is held below its logic rising threshold the IC is held in shutdown and consumes typically 1µA from the V_{IN} supply. If EN exceeds its logic rising threshold, the regulator enables the bias LDO and begin to monitor the VCC pin voltage. When the VCC pin voltage clears its rising POR threshold the controller initializes the switching regulator circuits. If VCC never clears the rising POR threshold, the controller does not allow the switching regulator to operate. If VCC falls below its falling POR threshold while the switching regulator is operating, the switching regulator shuts down until VCC returns.

5.2 Soft Start

To avoid large in-rush current, V_{OUT} is slowly increased at start-up to its final regulated value. Soft-start time is determined by the SS pin connection. If SS is pulled to VCC, an internal 2ms timer is selected for soft-start. For other soft-start times, simply connect a capacitor from SS to GND. In this case, a 2µA current pulls up the SS voltage and the FB pin follows this ramp until it reaches the 600mV reference level. Soft-start time for this case is described by **[Equation 1](#page-18-5):**

 $(EQ. 1)$ Time $(ms) = C(nF)*0.3$

5.3 Power-Good

PG is the open-drain output of a window comparator that continuously monitors the buck regulator output voltage using the FB pin. PG is actively held low when EN is low and during the buck regulator soft-start period. After the soft-start period completes, PG becomes high impedance provided the FB pin is within the range specified in the [ìElectrical Specificationsî on page 8](#page-7-0). Should FB exit the specified window, PG is pulled low until FB returns. Over-temperature faults also force PG low until the fault condition is cleared by an attempt to soft-start. There is also an internal 5MΩ internal pull-up resistor.

5.4 PWM Control Scheme

The ISL85415 employs peak current-mode Pulse-Width Modulation (PWM) control for fast transient response and pulse-by-pulse current limiting, as shown in the "Block Diagram" on page 4. The current loop consists of the current sensing circuit, slope compensation ramp, PWM comparator, oscillator, and latch. Current sense trans-resistance is typically 600mV/A and slope compensation rate, Se, is typically 450mV/T where T is the switching cycle period. The control reference for the current loop comes from the error amplifier's output (V_{COMP}).

A PWM cycle begins when a clock pulse sets the PWM latch and the upper FET is turned on. Current begins to ramp up in the upper FET and inductor. This current is sensed (V_{CSA}) , converted to a voltage and summed with the slope compensation signal. This combined signal is compared to V_{COMP} and when the signal is equal to V_{COMP} , the latch is reset. Upon latch reset the upper FET is turned off and the lower FET turned on allowing current to ramp down in the inductor. The lower FET remains on until the clock initiates another PWM cycle. [Figure 57](#page-19-1) shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the current sense and slope compensation signal.

Output voltage is regulated as the error amplifier varies V_{COMP} and therefore the output inductor current. The error amplifier is a trans-conductance type and its output (COMP) is terminated with a series RC network to GND. This termination is internal (150k/54pF) if the COMP pin is tied to V_{CC} . Additionally, the trans-conductance for COMP = VCC is 50µs vs 220µs for external RC connection. Its non-inverting input is internally connected to a 600mV reference voltage and its inverting input is connected to the output voltage via the FB pin and its associated divider network.

5.5 Light Load Operation

At light loads, converter efficiency can be improved by enabling variable frequency operation (PFM). Connecting the SYNC pin to GND allows the controller to choose such operation automatically when the load current is low. [Figures 58](#page-19-3) shows the DCM operation. The ISL85415 enters the DCM mode of operation when eight consecutive cycles of inductor current crossing zero are detected. This event corresponds to a load current equal to 1/2 the peak-to-peak inductor ripple current and set by [Equation 2](#page-19-2):

(Eq. 2)
$$
I_{OUT} = \frac{V_{OUT}(1 - D)}{2Lf_{SW}}
$$

where D = duty cycle, f_{SW} = switching frequency, L = inductor value, I_{OUT} = output loading current, V_{OUT} = and output voltage.

Figure 58. DCM Mode Operation Waveforms

While operating in PFM mode, the regulator controls the output voltage with a simple comparator and pulsed FET current. A comparator signals the point at which FB is equal to the 600mV reference at which time the regulator begins providing pulses of current until FB is moved above the 600mV reference by 1%. The current pulses are

approximately 300mA and are issued at a frequency equal to the converters programmed PWM operating frequency.

Due to the pulsed current nature of PFM mode, the converter can supply limited current to the load. If the load current rises beyond the limit, V_{OUT} begins to decline. A second comparator signals an FB voltage 2% lower than the 600mV reference and forces the converter to return to PWM operation.

5.6 Output Voltage Selection

The regulator output voltage is easily programmed using an external resistor divider to scale V_{OUT} relative to the internal reference voltage. The scaled voltage is applied to the inverting input of the error amplifier; see [Figure 59.](#page-20-1)

Figure 59. External Resistor Divider

The output voltage programming resistor, ${\sf R}_3$, depends on the value chosen for the feedback resistor, ${\sf R}_2$, and the desired output voltage, V_{OUT} , of the regulator. [Equation 3](#page-20-2) describes the relationship between V_{OUT} and resistor values.

(EQ. 3) $R_3 = \frac{R2(0.6V)}{V_{\text{OUT}} - 0.6V}$

If the desired output voltage is 0.6V, then R_3 is left unpopulated and R_2 is 0Ω.

6. Protection Features

The ISL85415 is protected from overcurrent, negative overcurrent, and over-temperature. The protection circuits operate automatically.

6.1 Overcurrent Protection

During PWM on-time, current through the upper FET is monitored and compared to a nominal 0.9A peak overcurrent limit. In the event that current reaches the limit, the upper FET turns off until the next switching cycle. In this way, FET peak current is always well limited.

If the overcurrent condition persists for 17 sequential clock cycles, the regulator begins its hiccup sequence. In this case, both FETS turn off and PG pulls low. This condition is maintained for eight soft-start periods; afterwards, the regulator attempts a normal soft-start.

If the output fault persists, the regulator repeats the hiccup sequence indefinitely. There is no danger even if the output is shorted during soft-start.

If VOUT is shorted very quickly, FB can collapse below 5/8ths of its target value before 17 cycles of overcurrent are detected. The ISL85415 recognizes this condition and begins to lower its switching frequency proportional to the FB pin voltage, which ensures the inductor current cannot run away (even with V_{OUT} near 0V).

6.2 Negative Current Limit

If an external source somehow drives the current into V_{OUT} , the controller attempts to regulate V_{OUT} by reversing its inductor current to absorb the externally sourced current. If the external source is low impedance, the current can be reversed to unacceptable levels, and the controller initiates its negative current limit protection. Similar to normal overcurrent, the negative current protection is realized by monitoring the current through the lower FET. When the valley point of the inductor current reaches negative current limit, the lower FET is turned off and the upper FET is forced on until current reaches the positive current limit or an internal clock signal is issued. At this point, the lower FET is allowed to operate. If the current is pulled to the negative limit on the next cycle, the upper FET is again forced on, and current is forced to 1/6th of the positive current limit. At this point, the controller turns off both FET's and waits for COMP to indicate return to normal operation. During this time, the controller applies a 100Ω load from PHASE to PGND and attempts to discharge the output. Negative current limit is a pulse-by-pulse style operation, and recovery is automatic. Negative current limit protection is disabled in PFM operating mode because reverse current is not allowed to build due to the diode emulation behavior of the lower FET.

6.3 Over-Temperature Protection

Over-temperature protection limits maximum junction temperature in the ISL85415. When the junction temperature (T $_{\rm J})$ exceeds +150°C, both FET's are turned off and the controller waits for the temperature to decrease by approximately 20°C. During this time, PG is pulled low. When temperature is within an acceptable range, the controller initiates a normal soft-start sequence. For continuous operation, the +125°C junction temperature rating should not be exceeded.

6.4 Boot Undervoltage Protection

If the boot capacitor voltage falls below 1.8V, the boot undervoltage protection circuit turns on the lower FET for 400ns to recharge the capacitor. This operation can arise during long periods of no switching such as PFM no load situations. In PWM operation near dropout $(V_{\text{IN}}$ near $V_{\text{OUT}})$, the regulator can hold the upper FET on for multiple clock cycles. To prevent the boot capacitor from discharging, the lower FET is forced on for approximately 200ns every 10 clock cycles.

7. Application Guidelines

7.1 Simplifying the Design

While the ISL85415 offers user programmed options for most parameters, the easiest implementation with fewest components involves selecting internal settings for SS, COMP, and FS. [Table 1 on page 3](#page-2-2) provides component value selections for a variety of output voltages that allow the designer to implement solutions with a minimum of effort.

7.2 Operating Frequency

The ISL85415 operates at a default switching frequency of 500kHz if the FS pin is tied to VCC. Tie a resistor from the FS pin to GND to program the switching frequency from 300kHz to 2MHz, as shown in **[Equation 4](#page-22-4)**.

 $(RQ. 4)$ $R_{FS} [k\Omega] = 108.75k\Omega^*(t-0.2\mu s)/1\mu s$

where t is the switching period in μ s.

Figure 60. PWM Operation Waveforms

7.3 Synchronization Control

The frequency of operation can be synchronized up to 2MHz by an external signal applied to the SYNC pin. The rising edge on the SYNC triggers the rising edge of PHASE. To properly sync, the external source must be at least 10% greater than the programmed free running IC frequency.

7.4 Minimum On/Off-Time Limitation

Minimum on-time ($t_{MIN\ ON}$) is the shortest duration of time that the HS FET can be turned on and minimum offtime (t_{MIN_OFF}) is the shortest duration of time that the HS FET can be turned off. The typical t_{MIN_ON} is 90ns and the typical t_{MIN} _{OFF} is 150ns. For a given t_{MIN} _{ON} and t_{MIN OFF}, the higher the switching frequency, the narrower the range of allowed duty cycle, which translates to a smaller range of allowed V_{IN} .

For a given output voltage (V_{OUT}) and switching frequency (f_{sw}), the maximum allowed input voltage is given by [Equation 5:](#page-23-3)

$$
(EQ. 5) \tV_{IN(max)} = \frac{V_{OUT}}{f_{SW} \times t_{MIN_ON}}
$$

The minimum allowed voltage is given by **Equation 6:**

(EQ. 6)
$$
V_{IN(min)} = \frac{V_{OUT}}{1 - f_{SW} \times t_{MIN_OFF}}
$$

[Table 2](#page-23-5) shows the recommended switching frequencies for the various V_{OUT} to operate up to the maximum V_{IN} of 36V.

Table 2. Recommended Switching Frequencies for Various V_{OUT}

7.5 Output Inductor Selection

The inductor value determines the converter's ripple current. Choosing an inductor current requires a somewhat arbitrary choice of ripple current, ΔΙ. A reasonable starting point is 30% of total load current. The inductor value can then be calculated using [Equation 7](#page-23-6):

$$
(EQ. 7) \qquad L = \frac{V_{IN} - V_{OUT}}{f_{SW} \times \Delta I} \times \frac{V_{OUT}}{V_{IN}}
$$

Increasing the value of inductance reduces the ripple current and threrefore the ripple voltage. However, the larger inductance value can reduce the converter's response time to a load transient. The inductor current rating should be set so that it does not saturate in overcurrent conditions. For typical ISL85415 applications, inductor values are generally in the 10 μ H to 47 μ H range. In general, higher V_{OUT} results in higher inductance.

7.6 Buck Regulator Output Capacitor Selection

An output capacitor is required to filter the inductor current. The current mode control loop allows the use of low ESR ceramic capacitors, so it supports very small circuit implementations on the PC board. Electrolytic and polymer capacitors can also be used.

While ceramic capacitors offer excellent overall performance and reliability, the actual in-circuit capacitance must be considered. Ceramic capacitors are rated using large peak-to-peak voltage swings and with no DC bias. In the DC/DC converter application, these conditions do not reflect reality. As a result, the actual capacitance can be considerably lower than the advertised value. Consult the manufacturers data sheet to determine the actual in-application capacitance. Most manufacturers publish capacitance vs DC bias so that this effect can be easily accommodated. The effects of AC voltage are not frequently published, but an assumption of ~20% further reduction generally suffices. The result of these considerations can mean an effective capacitance 50% lower than nominal and this value should be used in all design calculations. Nonetheless, ceramic capacitors are a very good choice in many applications due to their reliability and extremely low ESR.

The following equations allow calculation of the required capacitance to meet a desired ripple voltage level. Additional capacitance can be used.

For the ceramic capacitors (low ESR):

(EQ. 8)
$$
V_{\text{OUTripple}} = \frac{\Delta I}{8 * f_{\text{SW}} * C_{\text{OUT}}}
$$

where ΔI is the inductor's peak-to-peak ripple current, f_{SW} is the switching frequency and C_{OUT} is the output capacitor.

If using electrolytic capacitors then:

(EQ. 9) $V_{\text{OUTripole}} = \Delta I^*ESR$

7.7 Loop Compensation Design

When COMP is not connected to VCC, the COMP pin is active for external loop compensation. The ISL85415 uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and the system becomes a single order system. It is much easier to design a type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. [Figure 61](#page-24-1) shows the small signal model of the synchronous buck regulator.

Figure 61. Small Signal Model of Synchronous Buck Regulator

Figure 62. Type II Compensator

[Figure 62](#page-24-2) shows the type II compensator and its transfer function is expressed, as shown in **Equation 10:**

$$
\text{(EQ. 10)} \qquad A_v(S) = \frac{\hat{v}_{COMP}}{\hat{v}_{FB}} = \frac{GM \cdot R_3}{(C_6 + C_7) \cdot (R_2 + R_3)} \cdot \frac{\left(1 + \frac{S}{\omega_{cz2}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp1}}\right)\left(1 + \frac{S}{\omega_{cp2}}\right)}
$$

where

$$
\omega_{cz1} = \frac{1}{R_6 C_6}, \ \ \omega_{cz2} = \frac{1}{R_2 C_3}, \ \omega_{cp1} = \frac{C_6 + C_7}{R_6 C_6 C_7}, \ \omega_{cp2} = \frac{R_2 + R_3}{C_3 R_2 R_3}
$$

Compensator design goal:

- High DC gain
- $\bullet~$ Choose Loop bandwidth f_{c} less than 100kHz
- Gain margin: >10dB
- Phase margin: >40°

The compensator design procedure is as follows:

The loop gain at crossover frequency of f $_{\rm c}$ has a unity gain. Therefore, the compensator resistance ${\sf R}_6$ is determined by **Equation 11**.

(EQ. 11)
$$
R_6 = \frac{2\pi f_c V_o C_o R_t}{GM \cdot V_{FB}} = 27.3 \times 10^3 \cdot f_c V_o C_o
$$

where GM is the trans-conductance, $\rm g_m$, of the voltage error amplifier in each phase. Compensator capacitor $\rm C_6$ is then given by **Equation 12**.

(EQ. 12)
$$
C_6 = \frac{R_0 C_0}{R_6} = \frac{V_0 C_0}{I_0 R_6} C_7 = \max(\frac{R_c C_0}{R_6}, \frac{1}{\pi f_s R_6})
$$

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either ESR zero frequency or half switching frequency, whichever is lower in [Equation 12.](#page-25-2) An optional zero can boost the phase margin. $\omega_{\text{CZ}2}$ is a zero due to R_2 and C_3 .

Put compensator zero two to five times f_c

(EQ. 13)
$$
C_3 = \frac{1}{\pi f_c R_2}
$$

Example: V_{IN} = 12V, V_O = 5V, I_O = 500mA, f_{SW} = 500kHz, R₂ = 90.9kΩ, C_o = 22μF/5mΩ, L = 39μH, f_c = 50kHz, then compensator resistance R_{6} :

(EQ. 14)
$$
R_6 = 27.3 \times 10^3 \cdot 50 \text{ kHz} \cdot 5 \text{V} \cdot 22 \mu \text{F} = 150.2 \text{k}Ω
$$

It is acceptable to use 150kΩ as the closest standard value for R_{6} .

(EQ. 15)
$$
C_6 = \frac{5V \cdot 22\mu F}{500mA \cdot 150k\Omega} = 1.46nF
$$

(EQ. 16) $C_7 = \max(\frac{5 \text{m}\Omega \cdot 22 \mu \text{F}}{150 \text{k}\Omega}, \frac{1}{\pi \cdot 500 \text{k} \text{Hz}})$ = max($\frac{(30152 \cdot 22 \mu)}{150 \text{k}\Omega}$, $\frac{1}{\pi \cdot 500 \text{kHz} \cdot 150 \text{k}\Omega}$) = (0.7pF,4.2pF)

It is also acceptable to use the closest standard values for ${\sf C}_6$ and ${\sf C}_7$. There is approximately 3pF parasitic capacitance from V $_{\mathsf{COMP}}$ to GND; therefore, \mathtt{C}_7 is optional. Use \mathtt{C}_6 = 1500pF and \mathtt{C}_7 = OPEN.

Use C $_3$ = 68pF. Note: C $_3$ can increase the loop bandwidth from previous estimated value. <u>Figure 63 on page 27</u> shows the simulated voltage loop gain. It is shown that it has a 75kHz loop bandwidth with a 61° phase margin and 6dB gain margin. It can be more desirable to achieve an increased gain margin, which can be accomplished by lowering R $_{\rm 6}$ by 20% to 30%. In practice, ceramic capacitors have significant derating on voltage and temperature, depending on the type. See the ceramic capacitor datasheet for more details.

Figure 63. Simulated Loop Gain

7.8 Layout Considerations

Proper layout of the power converter minimizes EMI and noise and insure first pass success of the design. Printed Circuit Board (PCB) layouts are provided in multiple formats on the [website.](https://www.renesas.com/products/isl85415#downloads) In addition, [Figure 64](#page-27-1) illustrates the important points in the PCB layout. Physically, the PCB layout of the ISL85415 is simple.

A multi-layer printed circuit board with GND plane is recommended. [Figure 64](#page-27-1) shows the connections of the critical components in the converter. Note: capacitors CIN and COUT could each represent multiple physical capacitors. The most critical connections are to tie the PGND pin to the package GND pad and then use vias to directly connect the GND pad to the system GND plane. This connection of the GND pad to system plane ensures a low impedance path for all return current, and an excellent thermal path to dissipate heat. With this connection made, place the high frequency MLCC input capacitor near the VIN pin and use vias directly at the capacitor pad to tie the capacitor to the system GND plane.

The boot capacitor is easily placed on the PCB side opposite the controller IC and two vias directly connect the capacitor to BOOT and PHASE.

Place a 1µF MLCC near the VCC pin and directly connect its return with a via to the system GND plane.

Place the feedback divider close to the FB pin and do not route any feedback components near PHASE or BOOT. If external components are used for SS, COMP, or FS, the same advice applies.

Figure 64. Printed Circuit Board Power Planes and Islands

8. Revision History

9. Package Outline Drawing

L12.4x3

12 Lead Dual Flat No-Lead Plastic Package Rev 3, 3/15

For the most recent package outline drawing, see [L12.4x3.](https://www.renesas.com/package-image/pdf/outdrawing/l12.4x3.pdf)

DETAIL "X"

NOTES:

- Dimensions in () for Reference Only. 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- between 0.15mm and 0.30mm from the terminal tip. Dimension applies to the metallized terminal and is measured $\sqrt{4}$.
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- located within the zone indicated. The pin #1 identifier may be $6\backslash$ The configuration of the pin #1 identifier is optional, but must be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 V4030D-4 issue E.

TYPICAL RECOMMENDED LAND PATTERN

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

[For further information on a product, technology, the most](https://www.renesas.com/contact/) up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/