











TPD2E007

SLVS796I - SEPTEMBER 2008-REVISED MARCH 2016

TPD2E007 2-Channel ESD Protection Array for AC-Coupled/Negative-Rail Data Interfaces

Features

- IEC 61000-4-2 Level 4 ESD Protection
 - ±8-kV IEC 61000-4-2 Contact Discharge
 - ±15-kV IEC 61000-4-2 Air-Gap Discharge
- IEC 61000-4-5 Surge Protection
 - 4.5-A Peak Pulse Current (8/20-μs Pulse)
- IO Capacitance 15 pF (Max)
- Low 50-nA Leakage Current
- Space-Saving PicoStar[™] and SOT Package

Applications

- Cell Phones
- **Audio Interface Connections**
- Consumer Electronics (DVR, Set-Top Box, TV)
- Industrial Interfaces (RS-232, RS-485, RS-422, LVDS)

3 Description

This device is a transient voltage suppressor (TVS) based electrostatic discharge (ESD) protection device designed to offer system level ESD solutions for wide range of portable and industrial applications. The back-to-back diode array allows AC-coupled or negative-going data transmission (audio interface, LVDS, RS-485, RS-232, and so forth) without compromising signal integrity. This device exceeds the IEC 61000-4-2 (Level 4) ESD protection and is ideal for providing system level ESD protection for the internal ICs when placed near the connector.


The TPD2E007 is offered in a 4-bump PicoStar and 3-pin SOT (DGK) packages. The PicoStar package (YFM), with only 0.15 mm (Max) package height, is recommended for ultra space saving application where the package height is a key concern. The PicoStar package can be used in either embedded PCB board applications or in surface mount applications. The industry standard SOT package offers straightforward board layout option in legacy designs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TDD0007	SOT (3)	2.00 mm x 1.25 mm		
TPD2E007	PicoStar (4)	0.77 mm x 0.77 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Equivalent Schematic Representation



Example Schematic






Table of Contents

1	Features 1		7.3 Feature Description	6
2	Applications 1		7.4 Device Functional Modes	6
3	Description 1	8	Application and Implementation	7
4	Revision History2		8.1 Application Information	7
5	Pin Configuration and Functions3		8.2 Typical Application	7
6	Specifications4	9	Power Supply Recommendations	8
•	6.1 Absolute Maximum Ratings 4	10	Layout	8
	6.2 ESD Ratings		10.1 Layout Guidelines	8
	6.3 ESD Ratings: Surge Protection		10.2 Layout Example	8
	6.4 Recommended Operating Conditions	11	Device and Documentation Support	9
	6.5 Thermal Information		11.1 Community Resources	9
	6.6 Electrical Characteristics		11.2 Trademarks	9
	6.7 Typical Characteristics		11.3 Electrostatic Discharge Caution	9
7	Detailed Description 6		11.4 Glossary	9
	7.1 Overview	12	Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram 6		Information	9

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Pages from Revision H (January 2016) to Revision I
<u>.</u>	Made changes to ESDS section
С	hanges from Revision G (December 2015) to Revision H Page
<u>.</u>	Updated the break-down voltage for clarity
С	hanges from Revision F (August 2014) to Revision G Page
•	Updated the <i>Handling Ratings</i> table to an <i>ESD Ratings</i> table and moved T _{stg} to the <i>Absolute Maximum Ratings</i> table
•	Added $f = 10$ MHz to the Channel input capacitance test condition in the Electrical Characteristics table
<u>.</u>	Added Community Resources
С	hanges from Revision E (August 2010) to Revision F Page
•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout

Changes from Revision D (October 2009) to Revision E

Page


Added max continuous power dissipation value for DCK package......4

section ______1

section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information



5 Pin Configuration and Functions



0.8 mm × 0.8 mm (0.4 mm pitch)

Pin Functions

	PIN			
NAME	DCK NO.	YFM NO.	I/O	DESCRIPTION
GND	3	B1, B2	G	Ground
IO1	1	A1	Ю	ESD protected channel
IO2	2	A2	Ю	ESD protected channel



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{IO}			-13.5	13.5	V
	Continuous power dissipation	YFM package		270	mW
	(T _A = 70°C)	DCK package		218	
	Operating temperature		-40	85	°C
TJ	Junction temperature			150	°C
	Duran taran aratura (aaldariaa)	Infrared (15 s)		220	00
	Bump temperature (soldering)	Vapor phase (60 s)		215	°C
	Lead temperature (soldering, 10 s)		300	°C	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±15000	V
	discharge	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings: Surge Protection

				VALUE	UNIT
V/ECD)	Electrostatic	IFC 61000 4.2 FSD votings	Contact	±8000	V/
	discharge	IEC 61000-4-2 ESD ratings	Air gap	±15000	V

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IO}	Operating voltage	-13	13	V
	Operating temperature	-40	85	°C

6.5 Thermal Information

		TPD		
	THERMAL METRIC ⁽¹⁾	DCK (SOT)	YFM (PicoStar)	UNIT
		3 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	251.9	175.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	115.4	39.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.4	28.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	9.4	8.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	42.2	28.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.6 Electrical Characteristics


 $T_A = -40$ °C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{BRF}	Break-down voltage, pin 1 or 2 to GND	I _{IO} = 10 mA	14			V
V_{BRR}	Break-down voltage, GND to pin 1 or 2	I _{IO} = 10 mA	14			V
I _{IO}	Channel leakage current			20	50	nA
R _d	Dynamic resistance			3.5		Ω
C _{IN}	Channel input capacitance	V _{IO} = 2.5 V; f = 10 MHz		10	15	pF

⁽¹⁾ Typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

6.7 Typical Characteristics

IEC Clamping Waveforms (20 ns/div)



7 Detailed Description

7.1 Overview

The TPD2E007 an ESD protection device designed to offer system level ESD solutions for wide range of portable and industrial applications. The back-to-back diode array allows AC-coupled or negative-going data transmission (audio interface, LVDS, RS-485, RS-232, etc.) without compromising signal integrity. The PicoStar package is intended to be embedded inside the printed circuit board which saves board space in portable applications. This device exceeds the IEC 61000-4-2 (Level 4) ESD protection and is ideal for providing system level ESD protection for the internal ICs when placed near the connector.

7.2 Functional Block Diagram




Figure 5. Equivalent Schematic Representation

7.3 Feature Description

The TPD2E007 an ESD protection device designed to offer system level ESD solutions for wide range of portable and industrial applications. The back-to-back diode array allows AC-coupled or negative-going data transmission (audio interface, LVDS, RS-485, RS-232, etc.) without compromising signal integrity. The PicoStar package is intended to be embedded inside the printed circuit board which saves board space in portable applications. This device exceeds the IEC 61000-4-2 (Level 4) ESD protection and is ideal for providing system level ESD protection for the internal ICs when placed near the connector.

7.3.1 IEC 61000-4-2 Level 4 ESD Protection

The I/O pins can withstand ESD events up to ±12-kV contact and ±15 kV-air. An ESD/surge clamp diverts the current to ground.

7.3.2 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 4.5 A (8/20 μ s waveform). An ESD/surge clamp diverts this current to ground.

7.3.3 IO Capacitance

The capacitance between each I/O pin to ground is 15 pF.

7.3.4 Low 50-nA Leakage Current

The I/O pins feature a low 50-nA (max) leakage current.

7.3.5 Space-Saving PicoStar and SOT Package

This device is offered in both a space-saving PicoStar package, as well as a standard DCK package.

7.4 Device Functional Modes

TPD2E007 is a passive integrated circuit that triggers when voltages are above or below V_{BR} . During ESD events, voltages as high as ± 15 kV (air) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD2E007 (usually within 10's of nano-seconds) the device reverts to passive.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TPD2E007 is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC.

8.2 Typical Application




Figure 6. Example Schematic

8.2.1 Design Requirements

For this design example, a single TPD2E007 is used to protect an RS232 3-wire connector.

Given the application, the following parameters are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE				
Signal range on all pins except GND	–12 V to 12 V				
Surge Withstand - IEC 61000-4-5	150 W				

8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer needs to know the following:

- Signal voltage range on all protected lines
- Surge Withstand

8.2.2.1 Signal Range on IO1 and IO2 Pins

The TPD2E007 has 2 IO pins which can support up to ±13 V.

8.2.2.2 Surge Withstand

The TPD2E007 can withstand up to 170W of IEC 61000-4-5 8/20-μs surge.

8.2.3 Application Curve




Figure 7. Surge Pulse Waveform

9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (±13 V) to ensure the device functions properly.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example




Figure 8. Layout Recommendation

Product Folder Links: TPD2E007

Copyright © 2008-2016, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

PicoStar, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 26-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPD2E007DCKR	ACTIVE	SC70	DCK	3	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	45U	Samples
TPD2E007YFMRG4	NRND	DSLGA	YFM	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	45 T	
TPD2E007YFMTG4	NRND	DSLGA	YFM	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	45 T	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 26-Apr-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jan-2021


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are norminal		T	000			4.0		1/0			D: 4	
Device	Раскаде Туре	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2E007DCKR	SC70	DCK	3	3000	179.0	8.4	2.4	2.4	1.19	4.0	8.0	Q3
TPD2E007YFMRG4	DSLGA	YFM	4	3000	178.0	9.2	0.83	0.83	0.19	4.0	8.0	Q1
TPD2E007YFMTG4	DSLGA	YFM	4	250	178.0	9.2	0.83	0.83	0.19	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jan-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPD2E007DCKR	SC70	DCK	3	3000	213.0	191.0	35.0	
TPD2E007YFMRG4	DSLGA	YFM	4	3000	220.0	220.0	35.0	
TPD2E007YFMTG4	DSLGA	YFM	4	250	220.0	220.0	35.0	



SMALL OUTLINE TRANSISTOR SC70




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



SMALL OUTLINE TRANSISTOR SC70




NOTES: (continued)

3. Publication IPC-7351 may have alternate designs.4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR SC70




NOTES: (continued)

- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 6. Board assembly site may have different recommendations for stencil design.



YFM (S-pSTAR-N4)

PicoStar™



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. PicoStar™ package configuration.

The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.

Reference Product Data Sheet for array population. 2 x 2 matrix pattern is shown for illustration only.

F. This package is a Pb-free solder land design.

PicoStar is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated