

Isolated CAN Transceiver with Integrated High Voltage, Bus-Side, Linear Regulator

Data Sheet

ADM3052

FEATURES

5 kV rms isolated CAN transceiver Integrated V₊ linear regulator Bus side powered by $V_{\rm +}$ and $V_{\rm -}$ 11 V to 25 V operation on V₊ 5 V or 3.3 V operation on VDD1 Complies with ISO 11898 standard High speed data rates up to 1 Mbps Short-circuit protection on bus pins Integrated bus miswire protection Unpowered nodes do not disturb the bus 110 or more nodes on the bus Thermal shutdown protection High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals **UL** recognition 5000 V_{RMS} for 1 minute per UL 1577 **VDE** Certificates of Conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 $V_{\text{IORM}} = 846 \text{ V peak}$ Industrial operating temperature range: -40°C to +85°C Wide body, 16-lead SOIC package

GENERAL DESCRIPTION

The ADM3052 is an isolated controller area network (CAN) physical layer transceiver with a V_+ integrated linear regulator. The ADM3052 complies with the ISO 11898 standard.

The device employs Analog Devices, Inc., *i*Coupler^{*} technology to combine a 3-channel isolator, a CAN transceiver, and a linear regulator into a single package. The power is isolated between a single 3.3 V or 5 V supply on V_{DD1} , the logic side, and a single 24 V supply provided on V₊, the bus side.


The ADM3052 creates an isolated interface between the CAN protocol controller and the physical layer bus. It is capable of running at data rates up to 1 Mbps.

The device has integrated miswire protection on the bus pins, $\rm V_{+}, \rm V_{-}, \rm CANH,$ and CANL.

The device has current-limiting and thermal shutdown features to protect against output short circuits and situations where the bus may be shorted to ground or power terminals. The device is fully specified over the industrial temperature range and is available in a 16-lead, wide-body SOIC package.

APPLICATIONS

CAN data buses Industrial field networks DeviceNet applications



FUNCTIONAL BLOCK DIAGRAM

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features
Applications1
General Description 1
Functional Block Diagram 1
Revision History 2
Specifications
Timing Specifications4
Regulatory Information 4
Insulation and Safety-Related Specifications
VDE 0884 Insulation Characteristics 5
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics

REVISION HISTORY

6/2016—Rev. A to Rev. B

Changes to Tracking Resistance (Comparative Tracking Index)
Parameter and Isolation Group Parameter, Table 4 4
Added Table 7; Renumbered Sequentially 6

12/2012—Rev. 0 to Rev. A

Changes to Features Section (Approvals No Longer Pending) 1
Changes to Table 3 Caption (Approvals No Longer Pending) 4
Changed VDE 0884 Insulation Characteristics (Pending)
Section to VDE 0884 Insulation Characteristics Section
Changes to Table Summary Text Prior to Table 55
Added DeviceNet [™] and the ADM3052 CAN Transceiver
Section

6/2011—Revision 0: Initial Version

Test Circuits	2
Switching Characteristics 13	3
Circuit Description14	1
CAN Transceiver Operation14	1
Electrical Isolation14	1
Truth Tables14	1
Thermal Shutdown16	5
Linear Regulator 16	5
Magnetic Field Immunity16	5
Applications Information 17	7
Typical Applications17	7
DeviceNet [™] and the ADM3052 CAN Transceiver17	7
Outline Dimensions	3
Ordering Guide18	3

SPECIFICATIONS

All voltages are relative to their respective ground; 3.0 V \leq V_{DD1} \leq 5.5 V, T_A = -40°C to +85°C, V₊ = 11 V to 25 V, unless otherwise noted.

Table 1.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT						
Power Supply Current Logic Side						
TxD/RxD Data Rate 1 Mbps	I _{DD1}		0.7	2	mA	
Power Supply Current Bus Side						
Recessive State	I+			10	mA	$R_L = 60 \Omega$, see Figure 26
Dominant State	I+		64	75	mA	$R_L = 60 \Omega$, see Figure 26
TxD/RxD Data Rate 1 Mbps	I+		48	55	mA	$R_L = 60 \Omega$, see Figure 26
EXTERNAL RESISTOR						
Resistance	R _P	297	300	303	Ω	
Power Rating		0.75			W	
DRIVER						
Logic Inputs						
Input Voltage High	VIH	0.7 V _{DD1}			V	TxD
Input Voltage Low	VIL			0.25 VDD1	v	TxD
CMOS Logic Input Currents	Ін, І∟			500	μA	TxD
Differential Outputs					-	
Recessive Bus Voltage	VCANL, VCANH	2.0		3.0	V	V _{TxD} = high, R _L = ∞, see Figure 23
CANH Output Voltage	VCANH	2.75		4.5	v	$V_{TxD} = low, see Figure 23$
CANL Output Voltage	VCANL	0.5		2.0	v	$V_{TxD} = low, see Figure 23$
Differential Output Voltage	V _{OD}	1.5		3.0	v	$V_{TxD} = low, R_L = 45 \Omega$, see Figure 23
	Vod	-500		+50	mV	$V_{TxD} = high, R_{L} = \infty$, see Figure 23
Short-Circuit Current, CANH	I _{SCCANH}			-200	mA	$V_{CANH} = -5 V$
			-100		mA	$V_{CANH} = -36 V$
Short-Circuit Current, CANL	ISCCANL			200	mA	$V_{CANL} = 36 V$
RECEIVER						
Differential Inputs						
Voltage Recessive	VIDR	-1.0		+0.5	V	$-7 \text{ V} < \text{V}_{CANL}$, $\text{V}_{CANH} < 12 \text{ V}$, see Figure 24, $C_L = 15 \text{ pF}$
Voltage Dominant	VIDD	0.9		5.0	V	$-7 \text{ V} < \text{V}_{CANL}$, $\text{V}_{CANH} < 12 \text{ V}$, see Figure 24, $C_L = 15 \text{ pF}$
Input Voltage Hysteresis	V _{HYS}		150		mV	See Figure 24
CANH, CANL Input Resistance	RIN	5		25	kΩ	
Differential Input Resistance	R _{DIFF}	20		100	kΩ	
Logic Outputs						
Output Low Voltage	V _{OL}		0.2	0.4	v	$I_{OUT} = 1.5 \text{ mA}$
Output High Voltage	V _{OH}	Vpp1 – 0 3	V _{DD1} – 0.2		V	$I_{OUT} = -1.5 \text{ mA}$
Short-Circuit Current	los	7	• DD1 •.2	85	mA	$V_{OUT} = GND_1 \text{ or } V_{DD1}$
VOLTAGE REFERENCE		-				
Reference Output Voltage	V _{REF}	2.025		3.025	V	I _{REF} = 50 μA
BUS VOLTAGE SENSE	* NEF			5.025	-	
V _{+SENSE} Output Voltage Low	Vol		0.2	0.4	v	I _{O+SENSE} = 1.5 mA
V _{+SENSE} Output Voltage High	V _{OL}	Var 0.2	0.2 V _{DD1} – 0.2	J.T	V	$I_{O+SENSE} = -1.5 \text{ mA}$ $I_{O+SENSE} = -1.5 \text{ mA}$
Threshold Voltage	Vон V+senseth	V _{DD1} – 0.3 7.0	V DD1 - U.Z	10	v V	
COMMON-MODE TRANSIENT IMMUNITY ¹	V+SENSETH	25		10	v kV/µs	$V_{CM} = 1$ kV, transient magnitude = 800 V

¹ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

All voltages are relative to their respective ground; $3.0 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_+ = 11 \text{ V}$ to 25 V, unless otherwise noted.

Table 2.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DRIVER						
Maximum Data Rate		1			Mbps	
Propagation Delay from TxD On to Bus Active	t onTxD			90	ns	See Figure 25 and Figure 27, $R_L = 60 \Omega$, $C_L = 100 pF$
Propagation Delay from TxD Off to Bus Inactive	t _{offTxD}			120	ns	See Figure 25 and Figure 27, $R_L = 60 \Omega$, $C_L = 100 pF$
RECEIVER						
Propagation Delay from TxD On to Receiver Active	t onRxD			200	ns	See Figure 25 and Figure 27, $R_L = 60 \Omega$, $C_L = 100 pF$
Propagation Delay from TxD Off to Receiver Inactive	t _{offRxD}			250	ns	See Figure 25 and Figure 27, $R_L = 60 \Omega$, $C_L = 100 pF$
POWER-UP						
Enable Time, V ₊ High to V _{+SENSE} Low	tse			300	μs	See Figure 29
Disable Time, V ₊ Low to V _{+SENSE} High	t _{sD}			10	ms	See Figure 29

REGULATORY INFORMATION

Table 3. ADM3052 Approvals

Organization	Approval Type	Notes
UL	Recognized under the component recognition program of Underwriters Laboratories, Inc.	In accordance with UL 1577, each ADM3052 is proof tested by applying an insulation test voltage \geq 6000 V rms for 1 second (current leakage detection limit = 10 μ A)
VDE	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	In accordance with DIN V VDE V 0884-10, each ADM3052 is proof tested by applying an insulation test voltage \geq 1590 V peak for 1 second (partial discharge detection limit = 5 pC)

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	7.6	mm	Measured from input terminals to output terminals, shortest distance along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	V	DIN IEC 112/VDE 0303-1
Isolation Group		П		Material group (DIN VDE 0110)

VDE 0884 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced electrical isolation within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits. An asterisk (*) on packages denotes DIN V VDE V 0884-10 approval.

Description	Test Conditions	Symbol	Characteristic	Unit
CLASSIFICATIONS		-		
Installation Classification per DIN VDE 0110 for Rated				
Mains Voltage				
≤150 V rms			l to IV	
≤300 V rms			l to III	
≤400 V rms			l to ll	
Climatic Classification			40/85/21	
Pollution Degree	DIN VDE 0110		2	
VOLTAGE				
Maximum Working Insulation Voltage		VIORM	846	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production tested, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1590	V peak
Input-to-Output Test Voltage, Method A		VPR	1357	V peak
After Environmental Tests, Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC			
After Input and/or Safety Test, Subgroup 2/Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		1018	V peak
Highest Allowable Overvoltage		VTR	6000	V peak
SAFETY-LIMITING VALUES				
Case Temperature		Ts	150	°C
Input Current		Is, input	265	mA
Output Current		Is, output	335	mA
Insulation Resistance at Ts		Rs	>109	Ω

Reference

Standard

Lifetime limited by

package creepage

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted. All voltages are relative to their respective ground.

Table 6.

Table 0.	
Parameter	Rating
V _{DD1}	–0.5 V to +6 V
V ₊	-36 V to +36 V
V _{+R}	-36 V to +36 V
Digital Input Voltage	
TxD	-0.5 V to V _{DD1} + 0.5 V
Digital Output Voltage	
RxD	-0.5 V to V _{DD1} + 0.5 V
V _{+SENSE}	-0.5 V to V _{DD1} + 0.5 V
CANH, CANL	-36 V to +36 V
V _{REF}	–0.5 V to +6 V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–55°C to +150°C
ESD (Human Body Model)	3 kV
Lead Temperature	
Soldering (10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
θ _{JA} , Thermal Impedance	53°C/W
TJ, Junction Temperature	130°C

AC Voltage **Bipolar Waveform Basic Insulation** 565 V peak 50-year minimum lifetime **Reinforced Insulation** 565 50-year minimum V peak lifetime Unipolar Waveform **Basic Insulation** 50-year minimum 1131 V peak lifetime **Reinforced Insulation** 864 V peak Lifetime limited by package creepage DC Voltage **Basic Insulation** Lifetime limited by 1066 V peak package creepage

Unit

¹ Refers to continuous voltage magnitude imposed across the isolation barrier.

529

ESD CAUTION

Reinforced Insulation



Parameter

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

V peak

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 7. Maximum Continuous Working Voltage¹

Max

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS






Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NC	No Connect. Do not connect to this pin.
2	GND1	Ground (Logic Side).
3	GND1	Ground (Logic Side).
4	V _{+SENSE}	Bus Voltage Sense. A low level on V_{+SENSE} indicates that there is power connected on the bus on V_+ and V . A high level on V_{+SENSE} indicates that power is not connected on the bus on V_+ and V .
5	RxD	Receiver Output Data.
6	TxD	Driver Input Data.
7	V _{DD1}	Power Supply (Logic Side). Decoupling capacitor to GND1 required; capacitor value should be between 0.01 μ F and 0.1 μ F.
8	GND ₁	Ground (Logic Side).
9	V_	Ground (Bus Side).
10	V _{REF}	Reference Voltage Output.
11	CANL	Low Level CAN Voltage Input/Output.
12	CANH	High Level CAN Voltage Input/Output.
13	CINT	A capacitor of 1 μ F, 10 V is required on this pin.
14	V_{+R}	Connect a 300 Ω , 750 mW resistor between V _{+R} and V ₊ . It is recommended that a 10 μ F capacitor be fitted between V _{+R} and GND ₂ .
15	V+	Bus Power Connection. Connect a 300 Ω , 750 mW resistor between V _{+R} and V ₊ .
16	V_	Ground (Bus Side).

TYPICAL PERFORMANCE CHARACTERISTICS








Figure 4. Propagation Delay from TxD On to Receiver Active vs. Supply Voltage, V+




Figure 5. Propagation Delay from TxD Off to Receiver Inactive vs. Temperature




Figure 6. Propagation Delay from TxD Off to Receiver Inactive vs. Supply Voltage, $V_{\rm +}$





Figure 7. Propagation Delay from TxD Off to Bus Inactive vs. Temperature





51 V_{DD1} = 3.3V, V+ = 25V V_{DD1} = 5V, V+ = 25V 50 PROPAGATION DELAY TxD ON TO BUS ACTIVE, $t_{onTxD} \ (ns)$ 49 48 47 46 45 44 -40 09292-023 -15 10 35 60 85 TEMPERATURE (°C)

Figure 9. Propagation Delay from TxD On to Bus Active vs. Temperature




Figure 11. Differential Output Voltage Dominant vs. Supply Voltage, V+




Figure 12. Propagation Delay from TxD On to Bus Active vs. Temperature




Figure 13. Supply Current (I₊) vs. Data Rate (Across V₊, V_{DD1} = 5 V)






Figure 14. Supply Current (I_{DD1}) vs. Data Rate ($V_{DD1} = 3.3 V, 5 V; V_{+} = 24 V$)

ADM3052








Figure 16. Driver Differential Output Voltage Dominant vs. Supply Voltage, V+






Figure 17. Receiver Output High Voltage vs. Temperature








Figure 20. Enable Time, V₊ High to V_{+SENSE} Low vs. Temperature

Data Sheet

680

670 660

V_{+SENSE} DISABLE, t_{SD} (µs)

V_{DD1} = 3.3V V_{DD1} = 3.3V V_{DD1} = 5V V_{DD1} = 5V V_{DD1} = 5V V_{DD1} = 5V S.56 V_{DD1} = 3 S.56 V_{DD1} = 3 S.56 V_{DD1} = 5 S.56 V_{DD1} = 5 S.56 S S




Figure 21. Disable Time, V+ Low to V+SENSE High vs. Temperature





Figure 22. Bus Voltage Sense Threshold Voltage High to Low vs. Temperature

ADM3052

TEST CIRCUITS






Figure 25. Switching Characteristics Measurements







Figure 24. Receiver Voltage Measurements





SWITCHING CHARACTERISTICS



CIRCUIT DESCRIPTION CAN TRANSCEIVER OPERATION

A CAN bus has two states: dominant and recessive. A dominant state is present on the bus when the differential voltage between CANH and CANL is greater than 0.9 V. A recessive state is present on the bus when the differential voltage between CANH and CANL is less than 0.5 V. During a dominant bus state, the CANH pin is high and the CANL pin is low. During a recessive bus state, both the CANH and CANL pins are in the high impedance state.

ELECTRICAL ISOLATION

In the ADM3052, electrical isolation is implemented on the logic side of the interface. Therefore, the device has two main sections: a digital isolation section and a transceiver section (see Figure 30). The driver input signal, which is applied to the TxD pin and referenced to the logic ground (GND₁), is coupled across an isolation barrier to appear at the transceiver section referenced to the isolated ground (V₋). Similarly, the receiver input and V₊, which are referenced to the isolated ground in the transceiver section, are coupled across the isolation barrier to appear at the RxD pin and V_{+SENSE} referenced to the logic ground, respectively.

iCoupler Technology

The digital signals transmit across the isolation barrier using *i*Coupler technology. This technique uses chip scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into

Table 10. Transmitting

waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

Positive and negative logic transitions at the input cause narrow $(\sim 1 \text{ ns})$ pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $\sim 1 \mu s$, a periodic set of refresh pulses, indicative of the correct input state, is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about 5 μs , the input side is assumed to be unpowered or nonfunctional, in which case the output is forced to a default state (see Table 10 and Table 11).

TRUTH TABLES

The truth tables in this section use the abbreviations shown in Table 9.

Table 9. Truth Table Abbreviations


Letter	Description			
Н	High level			
L	Low level			
I	Indeterminate			
Х	Don't care			
Z	High impedance (off)			
NC	Disconnected			


Tuble Tot Trundmitting							
Supply Status		Input	Outputs				
V _{DD1}	V +	TxD	Bus State	CANH	CANL	V+SENSE	
On	On	L	Dominant	Н	L	L	
On	On	н	Recessive	Z	Z	L	
On	On	Floating	Recessive	Z	Z	L	
Off	On	Х	Recessive	Z	Z	1	
On	Off	L	1	I	1	н	

Table 11. Receiving

Supply Status		h		Outputs	
V _{DD1}	V +	$V_{ID} = CANH - CANL$	Bus State	RxD	V+SENSE
On	On	≥ 0.9 V	Dominant	L	L
On	On	≤ 0.5 V	Recessive	н	L
On	On	$0.5 V < V_{ID} < 0.9 V$	1	1	L
On	On	Inputs open	Recessive	н	L
Off	On	X	x	1	1
On	Off	X	х	н	н

Data Sheet





The ADM3052 contains thermal shutdown circuitry that protects the device from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a junction temperature of 150°C is reached. As the device cools, the drivers reenable at a temperature of 140°C.

LINEAR REGULATOR

The linear regulator takes the V₊ bus power (ranging between 11 V to 25 V) and regulates this voltage to 5 V to provide power to the internal bus-side circuitry (*i*Coupler isolation, V_{+SENSE}, and transceiver circuits). The linear regulator uses two regulation loops to share the power dissipation between the internal die and an external resistor. This reduces the internal heat dissipation in the package. The 300 Ω external resistor should be capable of dissipating 750 mW of power and have a tolerance of 1%.

MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the *i*Coupler is set by the condition in which an induced voltage in the receiving coil of the transformer is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADM3052 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated.

The voltage induced across the receiving coil is given by

$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2; \ n = 1, 2, \dots, N$$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field can be determined using Figure 31.





Figure 31. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is the worst-case polarity, it reduces the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

Figure 32 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow at given distances away from the ADM3052 transformers.



With combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

APPLICATIONS INFORMATION TYPICAL APPLICATIONS




Figure 33. Typical Isolated CAN Node Using the ADM3052

DEVICENET[™] AND THE ADM3052 CAN TRANSCEIVER


DeviceNet is a digital multidrop network that connects actuators, sensors, and a broad range of industrial automation systems. DeviceNet is managed by the Open DeviceNet Vendor Association (ODVA) and is accepted by international standards bodies around the world, with a large number of companies offering DeviceNet products.

The Communications and Information Protocol (CIP[™]) is a communications protocol for transferring automation data between two devices. DeviceNet is a combination of CIP[™] (for upper layers of the network) and the CAN physical layer for the data link layer. DeviceNet allows up to 64 nodes on a single network, with node addresses ranging from 0 to 63. DeviceNet supports 125 kbps, 250 kbps, and 500 kbps data rates and supports master and slave as well as peer-to-peer communication. The ADM3052 can be used as the CAN physical layer transceiver for a DeviceNet implementation. Refer to the AN-1123 Application Note for a CAN implementation guide.

DeviceNet supports both isolated and nonisolated physical layer design of devices. An isolated design option allows externally powered devices (for example, ac drive starters and solenoid valves) to share the same bus cable. DeviceNet requires the support of the standard industrial voltage range from 11 V dc to 25 V dc. The ADM3052 employs Analog Devices iCoupler technology, combines a 3-channel isolator, a CAN transceiver, and a linear regulator into a single package. Isolated power is supplied to the bus side of the ADM3052 by an isolated 24 V supply across the bus.

The internal regulator provides the 5 V supply required internally by the CAN transceiver. The logic side of the ADM3052 requires a single 3.3 V or 5 V supply.

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADM3052BRWZ	-40°C to +85°C	16-Lead SOIC_W	RW-16
ADM3052BRWZ-REEL7	-40°C to +85°C	16-Lead SOIC_W	RW-16
EVAL-ADM3052EBZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES

NOTES



www.analog.com

©2011–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09292-0-6/16(B)

Rev. B | Page 20 of 20