

RENESAS 3.3 VOLT TIME SLOT INTERCHANGE **DIGITAL SWITCH 1,024 x 1,024**

DATASHEET

FEATURES:

- 1,024 x 1,024 channel non-blocking switching at 8.192 Mb/s
- Per-channel variable or constant throughput delay
- Automatic identification of ST-BUS®/GCI interfaces
- Accepts 8 Serial Data Streams of 8.192 Mb/s
- Automatic frame offset delay measurement
- Per-stream frame delay offset programming
- Per-channel high impedance output control
- Per-channel Processor Mode
- Control interface compatible to Intel/Motorola CPUs
- Connection memory block programming
- Available in 64-pin Thin Plastic Quad Flatpack (TQFP) and 64-pin Small Thin Quad Flatpack (STQFP)


- 3.3V Power Supply
- Operating Temperature Range -40°C to +85°C
- 3.3V I/O with 5V Tolerant Inputs

DESCRIPTION:

The IDT72V70810 is a non-blocking digital switch that has a capacity of 1,024 x 1,024 channels at a serial bit rate of 8.192 Mb/s. Some of the main features are: programmable stream and channel control, Processor Mode, input offset delay and high-impedance output control.


Per-stream input delay control is provided for managing large multi-chip switches that transport both voice channel and concatenated data channels. In addition, input streams can be individually calibrated for input frame offset.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



TQFP 0.80mm pitch, 14mm x 14mm (PN64-1, order code: PF) STQFP 0.50 pitch, 10mm x 10mm (PP64-1, order code: TF) TOP VIEW

- 1. DNC Do Not Connect.
- 2. All I/O pins are 5V tolerant.



PIN DESCRIPTION

Symbol	NAME	I/O	Description
GND	Ground.		Ground Rail.
Vcc	Vcc		+3.3 Volt Power Supply.
TX0-7	TX Output 0 to 7 (Three-state Outputs)	0	Serial data output stream. These streams have a data rate of 8.192 Mb/s.
RX0-7	RX Input 0 to 7	I	Serial data input stream. These streams have a data rate of 8.192 Mb/s.
F0i	Frame Pulse	I	When the WFPS pin is LOW, this input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS® and GCI specifications. When the WFPS pin is HIGH, this pin accepts a negative frame pulse which conforms to WFPS formats.
FE/HCLK	Frame Evaluation/ HCLK Clock	I	When the WFPS pin is LOW, this pin is the frame measurement input. When the WFPS pin is HIGH, the HCLK (4.096 MHz clock) is required for frame alignment in the wide frame pulse (WFP) mode.
CLK	Clock	I	Serial clock for shifting data in/out on the serial streams (RX/TX 0-7). This input accepts a 16.384 MHz clock.
RESET	Device Reset (Schmitt Trigger Input)		This input (active LOW) puts the IDT72V70810 in its reset state that clears the device internal counters, registers and brings TX0-7 and microport data outputs to a high-impedance state. The time constant for a power up reset circuit must be a minimum of five times the rise time of the power supply. In normal operation, the RESET pin must be held LOW for a minimum of 100ns to reset the device.
WFPS	Wide Frame Pulse Select	I	When 1, enables the wide frame pulse (WFP) Frame Alignment interface. When 0, the device operates in ST-BUS®/GCI mode.
A0-7	Address 0-7	I	When non-multiplexed CPU bus operation is selected, these lines provide the A0-A7 address lines to the internal memories.
DS/RD	Data Strobe/Read	I	For Motorola multiplexed bus operation, this input is DS. This active HIGH DS input works in conjunction with \overline{CS} to enable the read and write operations. For Motorola non-multiplexed CPU bus operation, this input is DS. This active LOW input works in conjunction with \overline{CS} to enable the read and write operations. For Intel multiplexed bus operation, this input is \overline{RD} . This active LOW input sets the data bus lines (AD0-7, D8-15) as outputs.
R/W/WR	Read/Write / Write/Read	I	In the cases of Motorola non-multiplexed and multiplexed bus operations, this input is R/\overline{W} . This input controls the direction of the data bus lines (AD0-7, D8-15) during a microprocessor access. For Intel multiplexed bus operation, this input is \overline{WR} . This active LOW input is used with \overline{RD} to control the data bus (AD0-7) lines as inputs.
CS	Chip Select	I	Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V70810.
AS/ALE	Address Strobe or Latch Enable	I	This input is used if multiplexed bus operation is selected via the IM input pin. For Motorola non-multiplexed bus operation, connect this pin to ground.
IM	CPU Interface Mode	I	When IM is HIGH, the microprocessor port is in the multiplexed mode. When IM is LOW, the microprocessor port is in non-multiplexed mode.
AD0-7	Address/Data Bus 0 to 7	I/O	These pins are the eight least significant data bits of the microprocessor port. In multiplexed mode, these pins are also the input address bits of the microprocessor port.
D8-15	Data Bus 8-15	I/O	These pins are the eight most significant data bits of the microprocessor port.
DTA	Data Transfer Acknowledgment	0	This active LOW output signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
CCO	Control Output	0	This is a 16.384 Mb/s output containing 2.048 bits per frame respectively. The level of each bit is determined by the CCO bit in the connection memory. See External Drive Control Section.
ODE	Output Drive Enable	I	This is the output enable control for the TX0 to TX7 serial outputs. When ODE input is LOW and the OSB bit of the IMS register is LOW, TX0-7 are in a high-impedance state. If this input is HIGH, the TX0-7 output drivers are enabled. However, each channel may still be put into a high-impedance state by using the per channel control bit in the connection memory.



FUNCTIONAL DESCRIPTION

The IDT72V70810 is capable of switching up to 1,024 x 1,024, 64 Kbit/s PCM or N x 64 Kbit/s channel data. The device maintains frame integrity in data applications and minimum throughput delay for voice applications on a per channel basis.

The serial input streams of the IDT72V70810 have a bit rate of 8.192 Mb/s and are arranged in 125ms wide frames, which contain 128 channels. The data rates on input and output streams are identical.

In Processor Mode, the microprocessor can access input and output time-slots on a per channel basis allowing for transfer of control and status information. The IDT72V70810 automatically identifies the polarity of the frame synchronization input signal and configures the serial streams to either ST-BUS® or GCI formats.

With the variety of different microprocessor interfaces, IDT72V70810 has provided an Input Mode pin (IM) to help integrate the device into different microprocessor based environments: Non-multiplexed or Multiplexed. These interfaces provide compatibility with multiplexed and Motorola non-multiplexed buses. The device can also resolve different control signals eliminating the use of glue logic necessary to convert the signals $(R/\overline{W}/\overline{WR}, DS/\overline{RD}, AS/ALE)$.

The frame offset calibration function allows users to measure the frame offset delay using a frame evaluation pin (FE). The input offset delay can be programmed for individual streams using internal frame input offset registers, see Table 8.

The internal loopback allows the TX output data to be looped around to the RX inputs for diagnostic purposes.

A functional Block Diagram of the IDT72V70810 is shown in Figure 1.

DATA AND CONNECTION MEMORY

The received serial data is converted to parallel format by internal serial-to-parallel converters and stored sequentially in the data memory. The 8 KHz input frame pulse $(\overline{F0i})$ is used to generate channel and frame boundaries of the input serial data. Depending on the interface mode select (IMS) register, the usable data memory may be as large as 1.024 bytes.

Data to be output on the serial streams (TX0-7) may come from either the data memory or connection memory. For data output from data memory (connection mode), addresses in the connection memory are used. For data to be output from connection memory, the connection memory control bits must set the particular TX output in Processor Mode. One time-slot before the data is to be output, data from either connection memory or data memory is read internally. This allows enough time for memory access and parallel-to-serial conversion.

Clock is required for data and connection memory access.

CONNECTION AND PROCESSOR MODES

In the Connection Mode, the addresses of the input source data for all output channels are stored in the connection memory. The connection memory is mapped in such a way that each location corresponds to an output channel on the output streams. For details on the use of the source address data (CAB and SAB bits), see Table 10. Once the source address bits are programmed by the microprocessor, the contents of the data memory at the selected address are transferred to the parallel-to-serial converters and then onto a TX output stream.

By having the each location in the connection memory specify an input channel, multiple outputs can specify the same input address. This can be a powerful tool used for broadcasting data.

In Processor Mode, the microprocessor writes data to the connection memory. Each location in the connection memory corresponds to a particular output stream and channel number and is transferred directly to the parallel-to-serial converter one time-slot before it is to be output. This data will be output on the TX streams in every frame until the data is changed by the microprocessor.

As the IDT72V70810 can be used in a wide variety of applications, the device also has memory locations to control the outputs based on operating mode. Specifically, the IDT72V70810 provides five per-channel control bits for the following functions: processor or connection mode, constant or variable delay, enables/three-state the TX output drivers and enables/disable the loopback function. In addition, one of these bits allows the user to control the CCO output.

If an output channel is set to a high-impedance state through the connection memory, the TX output will be in a high-impedance state for the duration of that channel. In addition to the per-channel control, all channels on the ST-BUS® outputs can be placed in a high impedance state by either pulling the ODE input pin low or programming the Output Stand-By (OSB) bit in the interface mode selection register. This action overrides the per-channel programming in the connection memory bits.

The connection memory data can be accessed via the microprocessor interface. The addressing of the devices internal registers, data and connection memories is performed through the address input pins and the Memory Select (MS) bit of the control register. For details on device addressing, see Software Control and Control Register bits description (Table 3 and 5).

SERIAL DATA INTERFACE TIMING

The master clock frequency must always be twice the data rate. For serial data rates of 8.192 Mb/s, the master clock (CLK) must be 16.384 MHz. The input and output stream data rates will always be identical.

The IDT72V70810 provides two different interface timing modes ST-BUS $^{\textcircled{\$}}$ / GCI and WFP (wide frame pulse). If the WFPS pin is high, the IDT72V70810 is in the wide frame pulse (WFP) frame alignment mode.

In ST-BUS®/GCI mode, the input 8 KHz frame pulse can be in either ST-BUS® or GCI format. The IDT72V70810 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS® or GCI. In ST-BUS® format, every second falling edge of the master clock marks a bit boundary and the data is clocked in on the rising edge of CLK, three quarters of the way into the bit cell, see Figure 7. In GCI format, every second rising edge of the master clock marks the bit boundary and data is clocked in on the falling edge of CLK at three quarters of the way into the bit cell, see Figure 8.

WIDE FRAME PULSE (WFP) FRAME ALIGNMENT TIMING

When the device is in WFP frame alignment mode, the CLK input must be at 16.384 MHz, the FE/HCLK input is 4.096 MHz and the 8 KHz frame pulse is in ST-BUS® format. The timing relationship between CLK, HCLK and the frame pulse is shown in Figure 9.

When WFPS pin is high, the frame alignment evaluation feature is disabled. However, the frame input offset registers may still be programmed to compensate for the varying frame delays on the serial input streams.

INPUT FRAME OFFSET SELECTION

Input frame offset selection allows the channel alignment of individual input streams to be offset with respect to the output stream channel alignment (i.e. $\overline{F0i}$). Although all input data comes in at the same speed, delays can be



caused by variable path serial backplanes and variable path lengths which may be implemented in large centralized and distributed switching systems. Because data is often delayed, this feature is useful in compensating for the skew between clocks.

Each input stream can have its own delay offset value by programming the frame input offset registers (FOR). The maximum allowable skew is +4.5 master clock (CLK) periods forward with resolution of $\frac{1}{2}$ clock period. The output frame offset cannot be offset or adjusted. See Figure 5, Table 8 and 9 for delay offset programming.

SERIAL INPUT FRAME ALIGNMENT EVALUATION

The IDT72V70810 provides the frame evaluation (FE) input to determine different data input delays with respect to the frame pulse $\overline{F0i}$.

A measurement cycle is started by setting the start frame evaluation (SFE) bit low for at least one frame. When the SFE bit in the IMS register is changed from low to high, the evaluation starts. Two frames later, the complete frame evaluation (CFE) bit of the frame alignment register (FAR) changes from low to high to signal that a valid offset measurement is ready to be read from bits 0 to 11 of the FAR register. The SFE bit must be set to zero before a new measurement cycle started.

In ST-BUS® mode, the falling edge of the frame measurement signal (FE) is evaluated against the falling edge of the ST-BUS® frame pulse. In GCI mode, the rising edge of FE is evaluated against the rising edge of the GCI frame pulse. See Table 7 & Figure 4 for the description of the frame alignment register.

This feature is not available when the WFP Frame Alignment mode is enabled (i.e., when the WFPS pin is connected to VCC).

MEMORY BLOCK PROGRAMMING

The IDT72V70810 provides users with the capability of initializing the entire connection memory block in two frames. To set bits 11 to 15 of every connection memory location, first program the desired pattern in bits 5 to 9 of the IMS register.

The block programming mode is enabled by setting the memory block program (MBP) bit of the control register high. When the block programming enable (BPE) bit of the IMS register is set to high, the block programming data will be loaded into the bits 11 to 15 of every connection memory location. The other connection memory bits (bit 0 to bit 10) are loaded with zeros. When the memory block programming is complete, the device resets the BPE bit to zero.

LOOPBACK CONTROL

The loopback control (LPBK) bit of each connection memory location allows the TX output data to be looped backed internally to the RX input for diagnostic purposes.

If the LPBK bit is high, the associated TX output channel data is internally looped back to the RX input channel (i.e., data from TX n channel m routes to the RX n channel m internally); if the LPBK bit is low, the loopback feature is disabled. For proper per-channel loopback operation, the contents of frame delay offset registers must be set to zero.

DELAY THROUGH THE IDT72V70810

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform time-slot interchange functions with different throughput delay capabilities on the per-channel basis. For voice applications, variable throughput

delay is best as it ensures minimum delay between input and output data. In wideband data applications, constant throughput delay is best as the frame integrity of the information is maintained through the switch.

The delay through the device varies according to the type of throughput delay selected in the \overline{V}/C bit of the connection memory.

VARIABLE DELAY MODE (\overline{V}/C BIT = 0)

In this mode, the delay is dependent only on the combination of source and destination channels and is independent of input and output streams. The minimum delay achievable in the IDT72V70810 is three time-slots. If the input channel data is switched to the same output channel (channel n, frame p), it will be output in the following frame (channel n, frame p+1). The same is true if input channel n is switched to output channel n+1 or n+2. If the input channel n is switched to output channel n+3, n+4,..., the new output data will appear in the same frame. Table 1 shows the possible delays for the IDT72V70810 in the variable delay mode.

CONSTANT DELAY MODE ($\overline{\mathbf{V}}/C$ BIT = 1)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. Input channel data is written into the data memory buffers during frame n will be read out during frame n+2. In the IDT72V70810, the minimum throughput delay achievable in the constant delay mode will be one frame. See Table 2 for possible delays in constant delay mode.

MICROPROCESSOR INTERFACE

The IDT72V70810 provides a parallel microprocessor interface for multiplexed or non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed and multiplexed buses.

If the IM pin is low a Motorola non-multiplexed bus should be connected to the device. If the IM pin is high, the device monitors the AS/ALE and DS/ $\overline{\text{RD}}$ to determine what mode the IDT72V70810 should operate in.

If DS/\overline{RD} is low at the rising edge of AS/ALE, then the mode 1 multiplexed timing is selected. If DS/\overline{RD} is high at the rising edge of AS/ALE, then the mode 2 multiplexed bus timing is selected.

For multiplexed operation, the required signals are the 8-bit data and address (AD0-AD7), 8-bit Data (D8-D15), Address strobe/Address latch enable (AS/ALE), Data strobe/Read (DS/ \overline{RD}), Read/Write /Write (R/ \overline{W} / \overline{WR}), Chip select (\overline{CS}) and Data transfer acknowledge (\overline{DTA}). See Figure 12 and Figure 13 for multiplexed parallel microport timing.

For the Motorola non-multiplexed bus, the required signals are the 16-bit data bus (AD0-AD7, D8-D15), 8-bit address bus (A0-A7) and 4 control lines $(\overline{CS}, DS, R/\overline{W})$ and \overline{DTA}). See Figure 14 and 15 for Motorola non-multiplexed microport timing.

The IDT72V70810 microport provides access to the internal registers, connection and data memories. All locations provide read/write access except for the data memory and the frame alignment register which are read only.

MEMORY MAPPING

The address bus on the microprocessor interface selects the internal registers and memories of the IDT72V70810.

If the A7 address input is low, then A6 through A0 are used to address the interface mode selection (IMS), control (CR), frame alignment (FAR) and frame input offset (FOR) registers (Table 4). If the A7 is high, then A6 through A0 are



used to select 128 locations corresponding to data rate of the ST-BUS®. The address input lines and the stream address bits (STA) of the control register allow access to the entire data and connection memories. The control and IMS registers together control all the major functions of the device, see Figure 3.

As explained in the Serial Data Interface Timing and Switching Configurations sections, after system power-up, the IMS register should be programmed immediately to establish the desired switching configuration.

The data in the control register consists of the memory block programming bit (MBP), the memory select bit (MS) and the stream address bits (STA). As explained in the Memory Block Programming section, the MBP bit allows the entire connection memory block to be programmed. The memory select bit is used to designate the connection memory or the data Memory. The stream address bits select internal memory subsections corresponding to input or output serial streams.

The data in the IMS register consists of block programming bits (BPD0-BPD4), block programming enable bit (BPE), output stand by bit (OSB) and start frame evaluation bit (SFE). The block programming and the block programming enable bits allows users to program the entire connection memory (see Memory Block Programming section). If the ODE pin is low, the OSB bit enables (if high) or disables (if low) all ST-BUS® output drivers. If the ODE pin is high, the contents of the OSB bit is ignored and all TX output drivers are enabled.

CONNECTION MEMORY CONTROL

The CCO pin is a 16.384 Mb/s output, which carries 2,048 bits. The contents of the CCO bit of each connection memory location are output on the CCO pin once every frame. The contents of the CCO bits of the connection memory are transmitted sequentially on to the CCO pin (2 bit cells for each bit

in connection memory) and are synchronous with the data rates on the other serial streams. The CCO bit is output one channel before the corresponding channel on the serial streams.

If the ODE pin or the OSB bit is high, the OE bit of each connection memory location controls the output drivers-enables (if high) or disables (if low). See Table 4 for detail.

The processor channel (PC) bit of the connection memory selects between Processor Mode and Connection Mode. If high, the contents of the connection memory are output on the TX streams. If low, the stream address bit (SAB) and the channel address bit (CAB) of the connection memory defines the source information (stream and channel) of the time-slot that will be switched to the output from data memory.

The \overline{V}/C (Variable/Constant Delay) bit in each connection memory location allows the per-channel selection between variable and constant throughput delay modes.

If the LPBK bit is high, the associated TX output channel data is internally looped back to the RX input channel (i.e., RX n channel m data comes from the TX n channel m). If the LPBK bit is low, the loopback feature is disabled. For proper per-channel loopback operation, the contents of the frame delay offset registers must be set to zero.

INITIALIZATION OF THE IDT72V70810

After power up, the state of the connection memory is unknown. As such, the outputs should be put in high impedance by holding the ODE low. While the ODE is low, the microprocessor can initialize the device, program the active paths, and disable unused outputs by programming the OE bit in connection memory. Once the device is configured, the ODE pin (or OSB bit depending on initialization) can be switched.






Figure 3. Addressing Internal Memories



DELAY VALUE

	Delay for Variable Throughput Delay Mode								
Input Rate	(m – output channel number)								
	(n – inpu	t channel number)							
	m < n	m = n, n+1, n+2	m > n+2						
8.192 Mb/s	128 – (n-m) time-slots	m-n + 128 time-slots	m-n time-slots						

TABLE 1 — VARIABLE THROUGHPUT TABLE 2 — CONSTANT THROUGH-PUT DELAY VALUE

	Delay for Constant Throughput Delay Mode
Input Rate	(m – output channel number)
	(n – input channel number)
8.192 Mb/s	128 + (128 - n) + m time-slots

TABLE 3 — INTERNAL REGISTER AND ADDRESS MEMORY MAPPING

A7 ⁽¹⁾	A6	A5	A4	A3	A2	A1	A0	Location
0	0	0	0	0	0	0	0	Control Register, CR
0	0	0	0	0	0	0	1	Interface Mode Selection Register, IMS
0	0	0	0	0	0	1	0	Frame Alignment Register, FAR
0	0	0	0	0	0	1	1	Frame Input Offset Register 0, FOR0
0	0	0	0	0	1	0	0	Frame Input Offset Register 1, FOR1
1	0	0	0	0	0	0	0	Ch0
1	0	0	0	0	0	0	1	Ch1
1	0	0						
1	0	0	1	1	1	1	0	Ch30
1	0	0	1	1	1	1	1	Ch31
1	0	1	0	0	0	0	0	Ch32
1	0	1	0	0	0	0	1	Ch33
1	0	1						
1	0	1	1	1	1	1	0	Ch62
1	0	1	1	1	1	1	1	Ch63
1	1	0	0	0	0	0	0	Ch64
1	1	0	0	0	0	0	1	Ch65
1	1	0						
1	1	1	1	1	1	1	0	Ch126
1	1	1	1	1	1	1	1	Ch127

NOTE:

TABLE 4 — OUTPUT HIGH IMPEDANCE CONTROL

OE bit in Connection	ODE pin	OSB bit in IMS	TX Output Driver
Memory		Register	Status
0	Don't Care	Don't Care	Per Channel
		High-Impedance	
1	0	0	High-Impedance
1	0	1	Enable
1	1	1	Enable
1	1	0	Enable

^{1.} Bit A7 must be high for access to data and connection memory positions. Bit A7 must be low for access to registers.



TABLE 5 — CONTROL REGISTER (CR) BITS

	ad/Write Address: 00H								
15	14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
0	0 0 0 0 0 0 0 0 MBP MS 0 STA2 STA1 STA0								
Bit	Name	Description							
15-6	Unused	Must be zero for normal operation.							
5	MBP (Memory Block Program)	When 1, the connection memory block programming feature is ready for the programming of Connection Memory high bits, bit 11 to bit 15. When 0, this feature is disabled.							
4	MS (Memory Select)	When 0, connection memory is selected for read or write operations. When 1, the data memory is selected for read operations and connection memory is selected for write operations. (No microprocessor write operation is allowed for the data memory.)							
3	Unused	Must be zero for normal operation.							
2-0	STA2-0 (Stream Address Bits)	The binary value expressed by these bits refers to the input or output data stream, which corresponds to the subsection of memory made accessible for subsequent operations. (STA2 = MSB, STA0 = LSB)							

TABLE 6 — INTERFACE MODE SELECTION (IMS) REGISTER BITS

Read/Write Address: 01н, Reset Value: 0000н. 15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 BPD2 0 0 0 BPD4 BPD3 BPD1 BPD0 BPE OSB SFE

Bit	Name	Description
15-10	Unused	Must be zero for normal operation.
9-5	BPD4-0 (Block Programming Data)	These bits carry the value to be loaded into the connection memory block whenever the memory block programming feature is activated. After the MBP bit in the control register is set to 1 and the BPE bit is set to 1, the contents of the bits BPD4-0 are loaded into bit 15 and 11 of the connection memory. Bit 10 to bit 0 of the connection memory are set to 0.
4	BPE (Begin Block Programming Enable)	A zero to one transition of this bit enables the memory block programming function. The BPE and BPD4-0 bits in the IMS register have to be defined in the same write operation. Once the BPE bit is set HIGH, the device requires two frames to complete the block programming. After the programming function has finished, the BPE bit returns to zero to indicate the operation is completed. When the BPE = 1, the BPE or MBP can be set to 0 to abort to ensure proper operation. When BPE = 1, the other bit in the IMS register must not be changed for two frames to ensure proper operation.
3	OSB (Output Stand By)	When ODE = 0 and OSB = 0, the output drivers of TX0 to TX7 are in high impedance mode. When ODE = 0 and OSB = 1, the output driver of TX0 to TX7 function normally. When ODE = 1, TX0 to TX7 output drivers function normally.
2	SFE (Start Frame Evaluation)	A zero to one transition in this bit starts the frame evaluation procedure. When the CFE bit in the FAR register changes from zero to one, the evaluation procedure stops. To start another fame evaluation
1-0	Unused	For normal operation, bit 1 = 1 and bit 0 = 0.



TABLE 7 — FRAME ALIGNMENT REGISTER (FAR) BITS

Read/Write Address: 02н, Reset Value: 0000н.													
15	14 13	12	11 10	9	8	7	6	5	4	3	2	1	0
0 0 0 CFE FD11 FD10 FD9 FD8 FD7 FD6 FD5 FD4 FD3 FD2 FD1 FD0									FD0				
Bit	Name							Desci	ription				
15-13	Unused		Must be zer	o for norm	nal operat	ion.							
12	CFE (Complete Frame E	valuation)	When CFE This bit is re	,								a valid fra	ime alignment offset.
11	FD11 (Frame Delay Bit 11)		The falling edge of FE (or rising edge for GCI mode) is sampled during the CLK-high phase (FD11 = 1) or during the CLK-low phase (FD11 = 0). This bit allows the measurement resolution to ½ CLK cycle.									
10-0 FD10-0 The binary value expressed in these bits refers to the measured input offset value. These bits are rest to zero whe SFE bit of the IMS register changes from 1 to 0. (FD10 – MSB, FD0 – LSB)							re rest to zero when the						




Figure 4. Example for Frame Alignment Measurement



TABLE 8 — FRAME INPUT OFFSET REGISTER (FOR) BITS

Read/V	Vrite Ad	dress:	03н fc	r FOR0	register,											
04н for FOR1 reg					register,											
Reset \	√alue:		0000H	for all F	OR regi	sters.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
OF32	OF31	OF30	DLE3	OF22	OF21	OF20	DLE2	OF12	OF11	OF10	DLE1	OF02	OF01	OF00	DLE0	
							F	ORO Re	gister							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
OF72	OF71	OF70	DLE7	OF62	OF61	OF60	DLE6	OF52	OF51	OF50	DLE5	OF42	OF41	OF40	DLE4	
							F	OR1 Re	gister							
		Name ⁽¹⁾)			Description										
OFn2, OFn1	I.OFn0				Th	These three bits define how long the serial interface receiver takes to recognize and store bit 0 from the RX										
	(Offset Bits 2, 1 & 0)					input pin: i.e., to start a new frame. The input frame offset can be selected to +4.5 clock periods from the										
						int where	the exter	nal frame	pulse in	put signal i	is applie	d to the F	0i input o	f the devi	ice. See Fi	gure 5.
DLEn					ST	-BUS® m	node:	DLEn = (), if clock	rising edge	e is at th	e ¾ point	of the bit	t cell.		
(Data Latch Edge)								DLEn = 1	l, if when	clock fallir	ng edge	is at the 3	4 of the b	it cell.		
						GCI mode: DLEn = 0, if clock falling edge is at the ¾ point of the bit cell.										
								DLEn = 1	I, if when	clock risin	g edge i	s at the $\frac{3}{2}$	of the bi	t cell.		

^{1.} n denotes an input stream number from 0 to 7.



TABLE 9 — OFFSET BITS (OFN2, OFN1, OFN0, DLEN) & FRAME DELAY BITS (FD11, FD2-0)

Input Stream Offset		Measuremer Frame D	nt Result from Pelay Bits		Corresponding Offset Bits				
Oliset	FD11	FD2	FD1	FD0	OFn2	OFn1	OFn0	DLEn	
No clock period shift (Default)	1	0	0	0	0	0	0	0	
+ 0.5 clock period shift	0	0	0	0	0	0	0	1	
+ 1.0 clock period shift	1	0	0	1	0	0	1	0	
+ 1.5 clock period shift	0	0	0	1	0	0	1	1	
+ 2.0 clock period shift	1	0	1	0	0	1	0	0	
+ 2.5 clock period shift	0	0	1	0	0	1	0	1	
+ 3.0 clock period shift	1	0	1	1	0	1	1	0	
+ 3.5 clock period shift	0	0	1	1	0	1	1	1	
+ 4.0 clock period shift	1	1	0	0	1	0	0	0	
+ 4.5 clock period shift	0	1	0	0	1	0	0	1	




Figure 5. Examples for Input Offset Delay Timing



(Processor Channel)

(Control Channel Output)

(Source Stream Address Bits)

(Source Channel Address Bits)

(Output Enable)

CCO

OE

Unused

SAB2-0

CAB6-0

12

11

10

 $9.8,7^{(1)}$

6-0(1)

TABLE 10 — CONNECTION MEMORY BITS

15 14 13 12 11 10 7 6 5 0 **LPBK** ₹/C PC CCO OE 0 SAB2 SAB1 SAB0 CAB6 CAB5 CAB4 CAB3 CAB2 CAB1 CAB0 Bit **Description** Name LPBK When 1, the RX n channel m data comes from the TX n channel m. For proper per channel loopback opera-15 tions, set the delay offset register bits OFn[2:0] to zero for the streams which are in the loopback mode. (Per Channel Loopback) 14 This bit is used to select between the variable (LOW) and constant delay (HIGH) mode on a per-channel basis. (Variable/Constant Throughput Delay) 13 When 1, the contents of the connection memory are output on the corresponding output channel and stream.

Only the lower byte (bit 7 – bit 0) will be output to the TX output pins. When 0, the contents of the connection

This bit enables the TX output drivers on a per-channel basis. When 1, the output driver functions normally.

memory are the data memory address of the switched input channel and stream.

The binary value is the number of the data stream for the source of the connection.

The binary value is the number of the channel for the source of the connection.

This bit is output on the CCO pin one channel early. The CCO bit for stream 0 is output first.

NOTE:

When 0, the output driver is in a high-impedance state.

Must be zero for normal operation.

^{1.} If bit 13 (PC) of the corresponding connection memory location is 1 (device in processor mode), then these entire 8 bits (SAB0, CAB6 - CAB0) are output on the output channel and stream associated with this location.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	-0.3	5.0	V
Vi	Voltage on Digital Inputs	GND -0.3	5.5	٧
lo	Current at Digital Outputs		20	mA
Ts	Storage Temperature	-65	+125	°C
PD	Package Power Dissapation	_	1	W

NOTE:

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Units
Vcc	Positive Supply	3.0		3.6	V
VIH	Input HIGH Voltage	2.0		Vcc	٧
VIL	Input LOW Voltage	GND	_	0.8	٧
Тор	Operating Temperature Commercial	-40		+85	°C

NOTE:

DC ELECTRICAL CHARACTERISTICS

Symbol	Characteristics	Min.	Тур.	Max.	Units
Icc ⁽¹⁾	Supply Current	_	30	45	mA
lıL	Input Leakage (input pins)		_		15 μΑ
lBL	Input Leakage (I/O pins)	_	_	50	μΑ
Сі	Input Pin Capacitance	_	_	10	pF
loz	High-impedance Leakage		_		5 μΑ
Vон	Output HIGH Voltage	2.4	_	_	V
Vol	Output LOW Voltage	_	_	0.4	V
Co	Output Pin Capacitance	_	_	10	pF

NOTE:

S1 is open circuit except when testing output levels or high impedance states.

S2 is switched to VCC or GND when testing output levels or high impedance states.




Figure 6. Output Load

^{1.} Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

^{1.} Voltages are with respect to ground unless other wise stated.

^{1.} Outputs Unloaded.



AC ELECTRICAL CHARACTERISTICS - FRAME PULSE AND CLK


Symbol	Characteristics	Min.	Тур.	Max.	Units
tFPW	Frame Pulse Width (ST-BUS®, GCI) — Bit rate = 8.192 Mb/s	26	_	80	ns
trps	Frame Pulse Setup time before CLK falling (ST-BUS® or GCI)	5	_	_	ns
tFPH	Frame Pulse Hold Time from CLK falling (ST-BUS® or GCI)	10	_	_	ns
tcp	CLK Period — Bit rate = 8.192 Mb/s	55	_	70	ns
tcн	CLK Pulse Width HIGH — Bit rate = 8.192 Mb/s	20		40	ns
tcL	CLK Pulse Width LOW — Bit rate = 8.192 Mb/s	20	_	40	ns
tr, tf	Clock Rise/Fall Time	_	_	10	ns
thfpw	Wide Frame Pulse Width — Bit rate = 8.192 Mb/s	195	_	295	ns
thfps	Frame Pulse Setup Time before HCLK falling	5	_	150	ns
thfph	Frame Pulse Hold Time from HCLK falling	10	_	150	ns
tHCP	HCLK (4.096 MHz) Period — Bit rate = 8.192 Mb/s	190	_	300	ns
tHCH	HCLK (4.096 MHz) Pulse Width HIGH — Bit rate = 8.192 Mb/s	85	_	150	ns
tHCL	HCLK (4.096 MHz) Pulse Width LOW — Bit rate = 8.192 Mb/s	85	_	150	ns
tHr, tHf	HCLK Rise/Fall Time	_		10	ns
tDIF	Delay between falling edge of HCLK and falling edge of CLK	-10	_	10	ns

AC ELECTRICAL CHARACTERISTICS - SERIAL STREAMS (1)

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Test Conditions
tsis	RX Setup Time	0			ns	
tsih	RX Hold Time	10			ns	
tsod	TX Delay – Active to Active	_	_	30	ns	CL = 30pF
		_	_	40	ns	CL = 200pF
tDZ	TX Delay – Active to High-Z	_	_	32	ns	RL = 1K Ω , CL = 200pF
tzn	TX Delay – High-Z to Active	_	_	32	ns	$RL = 1K\Omega$, $CL = 200pF$
tode	Output Driver Enable (ODE) Delay	_		32	ns	$RL = 1K\Omega,CL = 200pF$
txcd	CCO Output Delay	_		30	ns	CL = 30pF
		_	_	40	ns	CL = 200pF

^{1.} High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.






NOTE:

1. last channel = ch 127.


Figure 7. ST-BUS[®] Timing when WFPS pin = 0.



1. last channel = ch 127.

Figure 8. GCI Timing when WFPS pin = 0





NOTE:

1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.

Figure 9. WFP Bus Timing for High Speed Serial Interface (8.192 Mb/s), when WFPS pin = 1




Figure 10. Serial Output and External Control




Figure 11. Output Driver Enable (ODE)



AC ELECTRICAL CHARACTERISTICS - MULTIPLEXED BUS TIMING (INTEL)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
talw	ALE Pulse Width	20			ns	
tads	Address Setup from ALE falling	3			ns	
tadh	Address Hold from ALE falling	3			ns	
talrd	RD Active after ALE falling	3			ns	
tddr	Data Setup from DTA LOW on Read	5			ns	C _L = 150pF
tcsrw	CS Hold after RD/WR	5			ns	
trw	RD Pulse Width (Fast Read)	45			ns	
tcsr	CS Setup from RD	0			ns	
tDHR ⁽¹⁾	Data Hold after RD	10		20	ns	CL = 150pF, RL = 1K
tww	WR Pulse Width (Fast Write)	45			ns	
talwr	WR Delay after ALE falling	3			ns	
tcsw	CS Setup from WR	0			ns	
tDSW	Data Setup from WR (Fast Write)	20			ns	
tswD	Valid Data Delay on Write (Slow Write)			122	ns	
tDHW	Data Hold after WR Inactive	5			ns	
takd	Acknowledgment Delay:					
	Reading/Writing Registers			43/43	ns	C _L = 150pF
	Reading/Writing Memory			220/210	ns	CL = 150pF
takh (1)	Acknowledgment Hold Time			22	ns	CL = 150pF, RL = 1K

^{1.} High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.





Figure 12. Multiplexed Bus Timing (Intel Mode)



ACELECTRICAL CHARACTERISTICS - MULTIPLEXED BUSTIMING (MOTOROLA)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
tasw	ALE Pulse Width	20			ns	
tads	Address Setup from AS falling	3			ns	
tadh	Address Hold from AS falling	3			ns	
tddr	Data Setup from DTA LOW on Read	5			ns	CL= 150pF
tcsh	CS Hold after DS falling	0			ns	
tcss	CS Setup from DS rising	0			ns	
tDHW	Data Hold after Write	5			ns	
tows	Data Setup from DS – Write (Fast Write)	20			ns	
tswd	Valid Data Delay on Write (Slow Write)			122	ns	
trws	R/W Setup from DS Rising	60			ns	
trwh	R/\overline{W} Hold from DS Rising	5			ns	
tDHR ⁽¹⁾	Data Hold after Read	10		20	ns	CL= 150pF, RL= 1K
tDSH	DS Delay after AS falling	10			ns	
takd	Acknowledgment Delay:					
	Reading/Writing Registers			43/43	ns	C _L = 150pF
	Reading/Writing Memory			220/210	ns	C _L = 150pF
takh ⁽¹⁾	Acknowledgment Hold Time			22	ns	CL = 150pF, RL = 1K

^{1.} High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.





ACELECTRICAL CHARACTERISTICS-MOTOROLA NON-MULTIPLEXED BUS MODE

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
tcss	CS Setup from DS falling	0			ns	
trws	R/W Setup from DS falling	10			ns	
tads	Address Setup from DS falling	2			ns	
tcsн	CS Hold after DS rising	0			ns	
trwh	R/W Hold after DS Rising	2			ns	
tadh	Address Hold after DS Rising	2			ns	
tddr	Data Setup from DTA LOW on Read	2			ns	CL = 150pF
tDHR	Data Hold on Read	10		20	ns	CL = 150pF, RL = 1K
tDSW	Data Setup on Write (Fast Write)	5	_		ns	
tswD	Valid Data Delay on Write (Slow Write)			122	ns	
tDHW	Data Hold on Write	5			ns	
takd	Acknowledgment Delay:					
	Reading/Writing Registers			43/43	ns	CL = 150pF
	Reading/Writing Memory			220/210	ns	CL = 150pF
takh ⁽¹⁾	Acknowledgment Hold Time			22	ns	CL = 150pF, RL = 1K




Figure 14. Motorola Non-Multiplexed Asyncronous Bus Timing

^{1.} High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.







Figure 15. Motorola Non-Multiplexed Syncronous Bus Timing



ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

5/02/2000 pg.1

1/04/2001 pgs. 4, 5, 10, 11, 14, 17, 19 and 20.

1/25/2001 pgs. 14 and 20.

08/06/2001 pg. 1 03/24/2003 pg. 1 12/07/2004 pgs. 4 and 7

06/09/2014 PF & TF packages Product discontinuation notice - Last time buy expires October 28, 2014 CQ-13-01.

Replacement packages - Green - 72V70810PFG and 72V70810TFG

Updated Datasheet format

Updated Technical Support email address

09/29/14 pg 22 Ordering information - updated from leaded to green parts



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/