
ON Semiconductor

Is Now

Onsemí

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>


onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari





This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/


All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Marking	Device	Package	Re	el Size	Tape Width		Quantity	
FDD2572 FDD2		572-F085 TO-252AA 330mm		30mm	16mm		2500 units	
al Chara	acteristics T _c = 25°	C unless otherwi	ise note	d				
Symbol Parameter			Test Conditions		Min	Тур	Мах	Units
cteristics	6						:	
Drain to S	I _D = 250μA	$I_{D} = 250 \mu A, V_{GS} = 0 V$			-	-	V	
Zero Gate Voltage Drain Current Gate to Source Leakage Current			$V_{DS} = 120V$ $V_{GS} = 0V$ $T_{C} = 150^{\circ}$ $V_{CS} = \pm 20V$			-	1	μA
						-		nA
•		.630						
						1		
Gate to Source Threshold Voltage							-	V
During	Nourse On Desistance							~
r _{DS(ON)} Drain to Source On Resistance								Ω
			I _D =9A, V _{GS} =10V, I _C =175°C			0.126	0.146	
1								
		$V_{\rm PO} = 25V$	$V_{ro} = 25V_{ro} = 0V_{ro}$		-		-	pF
-		f = 1MHz	, vgs –	ον,	-	183	-	pF
Reverse T	ransfer Capacitance				-	40	-	pF
Total Gate	Charge at 10V				-	26	34	nC
	-	$V_{GS} = 0V t$	o 2V	V _{DD} = 75V	-	3.3	4.3	nC
Gate to So	ource Gate Charge			I _D = 9A	-	8	-	nC
Gate Char	ge Threshold to Plateau			l _g = 1.0mA	-	5	-	nC
Gate to Dr	ain "Miller" Charge				-	6	-	nC
Switchin	g Characteristics (V _{GS} = 10V)						
Turn-On T	ime				-	-	36	ns
Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time			V _{DD} = 75V, I _D = 9A V _{GS} = 10V, R _{GS} = 11.0Ω			11	-	ns
						14	-	ns
						31	-	ns
					-	14	-	ns
Turn-Off T	ime		-			-	66	ns
	e Characteristics	I						
		I _{SD} = 9A			-	-	1.25	V
Source to	ource to Drain Diode Voltage		$I_{SD} = 4A$			-	1.0	V
	ecovery Time	I _{SD} = 9A, d	$I_{SD} = 9A$, $dI_{SD}/dt = 100A/\mu s$			-	74	ns
Reverse R			$I_{SD} = 9A$, $dI_{SD}/dt = 100A/\mu s$			-	169	nC
	Cteristics Drain to S Zero Gate Gate to So Cteristics Gate to So Drain to S Characte Input Capa Output Ca Reverse T Total Gate Threshold Gate to So Gate Char Gate to Dr Switchin Turn-On T Turn-On D Rise Time Turn-Off D Fall Time Turn-Off T	Parameter Incteristics Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current Gate to Source Leakage Current Inceristics Gate to Source Threshold Voltage Drain to Source On Resistance Drain to Source On Resistance Output Capacitance Output Capacitance Output Capacitance Total Gate Charge at 10V Threshold Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge Switching Characteristics (1 Turn-On Time Turn-On Delay Time Rise Time Turn-Off Delay Time	ParameterTesttoteristicsDrain to Source Breakdown Voltage $I_D = 250 \mu A$ Zero Gate Voltage Drain Current $V_{DS} = 120$ VGS = 0VGate to Source Leakage Current $V_{GS} = 0V$ cteristicsGate to Source Threshold Voltage $V_{GS} = 420^{\circ}$ Drain to Source On Resistance $I_D = 9A, V_{GS}$ Drain to Source On Resistance $I_D = 9A, V_{GS}$ Input Capacitance $V_{DS} = 25V$ f = 1MHzTotal Gate Charge at 10V $V_{GS} = 0V$ tThreshold Gate Charge $V_{GS} = 0V$ tGate to Source Gate Charge $V_{GS} = 0V$ tGate to Drain "Miller" ChargeSwitching Characteristics ($V_{GS} = 10V$)Turn-On TimeTurn-On TimeTurn-Off Delay Time $V_{DD} = 75V$ Rise Time $V_{DS} = 10V$ Turn-Off TimeTurn-Off TimeTurn-Off Time $V_{DD} = 75V$ Turn-Off TimeTurn-Off TimeTurn-Off TimeTurn-Off TimeTurn-Off TimeTurn-Off Time	ParameterTest ConditionTest ConditionTest ConditionTest ConditionDrain to Source Breakdown VoltageJarain to Source Breakdown Voltage $V_{DS} = 120V$ VDS = 120V $V_{GS} = 0V$ Test conditionGate to Source Leakage Current $V_{GS} = 120V$ CteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}$, $I_D = 24$ Drain to Source On Resistance $I_D=9A, V_{GS}=10V$ Drain to Source On Resistance $I_D=9A, V_{GS}=10V$ Input Capacitance $V_{DS} = 25V, V_{GS} = 10V$ Output Capacitance $V_{DS} = 25V, V_{GS} = 10V$ Total Gate Charge at 10V $V_{GS} = 0V$ to 10VThreshold Gate Charge $V_{GS} = 0V$ to 2VGate to Source Gate Charge $V_{GS} = 0V$ to 2VGate to Drain "Miller" Charge $V_{DD} = 75V, I_D = 94$ Switching Characteristics $(V_{GS} = 10V)$ Turn-On Time $T_{Urn-On Time}$ Turn-Off Delay Time $V_{SS} = 10V, R_{GS} = $	IncteristicsDrain to Source Breakdown Voltage $I_D = 250\mu A, V_{GS} = 0V$ Zero Gate Voltage Drain Current $V_{DS} = 120V$ VGS = 0V $T_C = 150^{\circ}$ Gate to Source Leakage Current $V_{GS} = 420V$ CteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = 250\mu A$ Drain to Source On Resistance $I_D = 9A, V_{GS} = 10V$ Drain to Source On Resistance $I_D = 9A, V_{GS} = 10V, T_C = 175^{\circ}C$ CharacteristicsInput Capacitance $V_{DS} = 25V, V_{GS} = 0V, f = 1MHz$ Reverse Transfer Capacitance $V_{GS} = 0V$ to $10V$ Threshold Gate Charge $V_{GS} = 0V$ to $2V$ Gate to Source Gate Charge $I_D = 9A$ Gate to Drain "Miller" Charge $I_D = 9A$ Switching Characteristics ($V_{GS} = 10V$)Turn-On Time $Turn-On Time$ Turn-Off Delay Time $V_{GS} = 10V, R_{GS} = 11.0\Omega$ Fall Time $Turn-Off Time$ Turn-Off Time $Turn-Off Time$	ParameterTest ConditionsMinInterview of the system of the syste	$\begin{tabular}{ c c c c c c } \hline Parameter & Test Conditions & Min & Typ \\ \hline \begin{tabular}{ c c c c } \hline Test Conditions & Min & Typ \\ \hline \begin{tabular}{ c c c c } \hline Test Conditions & Min & Typ \\ \hline \begin{tabular}{ c c c c } \hline Test Conditions & Visc Conditis & Visc Conditis & Vi$	$\begin{tabular}{ c c c c c c c } \hline Parameter & Test Conditions & Min & Typ & Max \\ \hline test conditions & Min & Typ & Max \\ \hline test conditions & Min & Typ & Max \\ \hline test conditions & Vigs = 120V & 150 & - & - & 1 \\ \hline V_{DS} = 120V & V_{DS} = 120V & - & - & 1 \\ \hline V_{GS} = 0V & T_C = 150^\circ & - & - & 250 \\ \hline test conditions & V_{GS} = 420V & - & - & \pm 100 \\ \hline test conditions & V_{GS} = 420V & - & - & \pm 100 \\ \hline test conditions & V_{GS} = 420V & - & - & \pm 100 \\ \hline test conditions & V_{GS} = 10V & - & 0.045 & 0.054 \\ \hline test conditions & V_{DS} = 10V & - & 0.050 & 0.075 \\ \hline test conditions & V_{DS} = 10V, \ T_C = 175^\circ C & - & 0.126 & 0.146 \\ \hline test conditions & V_{DS} = 25V, \ V_{GS} = 0V, \ T_C = 175^\circ C & - & 0.126 & 0.146 \\ \hline test conditions & V_{DS} = 25V, \ V_{GS} = 0V, \ T_C = 175^\circ C & - & 0.126 & 0.146 \\ \hline test conditions & V_{DS} = 25V, \ V_{GS} = 0V, \ T_C = 175^\circ C & - & 0.126 & 0.146 \\ \hline test conditions & V_{DS} = 25V, \ V_{CS} = 0V, \ T_C = 175^\circ C & - & 0.126 & 0.146 \\ \hline test conditions & V_{DS} = 25V, \ V_{CS} = 0V, \ V_{DD} = 75V & - & 3.3 & 4.3 \\ \hline test conditions & V_{GS} = 0V to 10V \\ \hline test conditions & V_{GS} = 0V to 10V \\ \hline test conditions & V_{GS} = 0V to 2V \\ \hline test conditions & V_{GS} = 0V to 2V \\ \hline test conditions & V_{CS} = 0V to 2V \\ \hline test conditions & V_{CS} = 10V \\ \hline test conditions & V_{DD} = 75V, \ Test conditions & V_{DD} = 75V, \ Test conditions & - & 6 & - \\ \hline test conditions & V_{DD} = 75V, \ Test conditions & V_{DD} = 75V, \ Test conditions & - & 6 & - \\ \hline test conditions & V_{DD} = 75V, \ Test conditions & - & - & 36 & - & \\ \hline test conditions & V_{DD} = 75V, \ Test conditions & - & - & - & 6 & - \\ \hline test conditions & V_{DD} = 75V, \ Test conditions & - & - & - & 6 & - & \\ \hline test conditions & V_{DD} = 75V, \ Test conditions & - & - & - & - & 6 & - & \\ \hline test conditions & - & - & - & - & - & 6 & - & \\ \hline test conditions & - & - & - & - & - & - & - & - & - & $









Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21

defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.


$$R_{\Theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
(EQ. 2)


Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)
Area in Centimeters Squared

125 33.32+ 23.84/(0.268+Area) EQ.2 $R_{\theta JA}$ 33.32+ 154/(1.73+Area) EQ.3 100 R_{0.JA} (°C/W) 75 50 25 0.01 0.1 10 1 (0.0645) (0.645) (6.45) (64.5) AREA, TOP COPPER AREA in² (cm²) Figure 21. Thermal Resistance vs Mounting Pad Area







ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative