S25FL-P (32 Mb / 64 Mb) Package Routing Guide

AN200810 provides a general routing guide for packages (substrate/leadframe) designed with Cypress S25FL-P (32 Mb or 64 Mb) die.

1 Introduction

This document provides a general routing guide for packages (substrate/leadframe) designed with Cypress S25FL-P (32 Mb or 64 Mb) die.

This document does not eliminate the need for customer signal integrity/power delivery simulations. Customers should use Cypress provided IBIS models for timing/crosstalk analysis.

2 Signal Descriptions

The following table describes various pads used in the S25FL-P die.

Signal/Supply Pad Name	Description		
SCK	Serial Clock input.		
CS#	Chip Select input.		
SI/IO0	Serial Data Input. Functions as an output pin in Dual and Quad IO mode.		
W#/ACC/IO2	Write Protect. Functions as an output in Quad IO mode.		
SO/IO1	Serial Data Output.		
HOLD#/IO3	Hold input pin. Functions as an output in Quad IO mode.		
V _{CC}	Power supply (2.7-3.6V).		
V _{SS}	Device ground.		

3 Signal Groupings

The following table describes various signal/supply groupings to assist in package routing and signal integrity simulations.


Signal/Supply Group	Description
SI/IO0, SO/IO1,W#/ACC/IO2, HOLD#/IO3	Data I/O
SCK, CS#	Control signals
V _{CC} , V _{SS}	Supply

4

Supply Routing Guidelines

Cypress recommends meeting or beating the supply routing recommendations below.

- 1. Provide a dedicated V_{CC} ball/pin to which the V_{CC} pad is routed to.
- 2. Provide a dedicated V_{SS} ball/pin to which the V_{CC} pad is routed to.
- 3. Maintain a low inductance/resistance path from supply pad (V_{CC}, _{VSS}) to solder ball/pin.
- 4. Keep path inductance for each of the supply nets (from each supply pad to its solder ball/pin) \leq 3.0 nH.





- 5. Keep path resistance from each supply pad to its solder ball \leq 100 m Ω .
- 6. Except for necking/bondfinger breakout region, maintain supply (V_{CC}/V_{SS}) trace width \geq 100 µm (wider the better).
- Route V_{CC} close to V_{SS} trace (regardless of the bondwire location) to maintain V_{CC}-V_{SS} inductance loop constant. In general a 50 µm separation between V_{CC}/V_{SS} supply traces is ideal, whenever possible.
- 8. Select V_{CC} and V_{SS} solder ball location next to each other on the ball map.
- 9. While doing layer transitions in a BGA substrate, use dual vias as much as possible to reduce via current crowding.

5 Signal Routing Guidelines

Cypress recommends meeting or beating the signal routing recommendations below.

- 1. Maintain data IO signal routing to within \pm 1 nH of each other. Limit DQ routing to \leq 5 nH.
- 2. Maintain all DQ routing within +/- 1 nH of SCK.
- 3. Route control traces (SCK and CS#) \leq 4 nH.
- 4. As much as possible, maintain similar via count on all signals within data I/O group.
- 5. Route flash traces away from other interface high speed signals to avoid crosstalk.
- 6. Avoid long plating traces for SCK (will cause reflections and impact timing).

6 Multi-Chip Package Routing

If S25FL-P die is used along with other (non-flash) dies in a single MCP, the following routing recommendations should be followed in addition to those in Section 4 and Section 5

- 1. Keep flash V_{CC}/V_{SS} separate from other die/interface V_{CC}/V_{SS} (routing as well as solderball/pin allocations).
- It may be possible to share V_{SS} between Cypress flash and PSRAM die (if present) provided PSRAM speed doesn't exceed flash speed. Controller V_{SS} can only be shared if it pertains to flash interface only. Do not share V_{SS} between different interfaces (e.g. DDR and flash).
- Provide V_{SS} shielding between flash traces/supplies and other interface supply/signal traces (150 μm min. trace width).
- 4. If signals are shared with another die (e.g. PSRAM) the following general rules should be used:

All control signals should be routed in Y configuration. Maintain the overall inductance from pad to ball within guidelines specified in Section 4 and Section 5 However, the fork lengths going to both dies should be electrically matched (provided both dies have similar input capacitance. If they have different input capacitances, IBIS simulations need to be performed to determine fork lengths).

All Data I/O topologies need to be simulated to provide adequate topology (daisy chain or Y). However, it is recommended that flash path inductance from signal pad to ball/pin follows guidelines specified in Section 4 and Section 5



Document History Page

Document Title: AN200810 - S25FL-P (32 Mb / 64 Mb) Package Routing Guide Document Number: 002-00810					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	-	-	11/10/2011	Initial version	
*A	4994102	MSWI	10/29/2015	Updated in Cypress template	
*В	5846477	AESATMP8	08/08/2017	Updated logo and Copyright.	



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2011-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.